

# TPS568215 4.5V 至 17V 输入、8A 同步降压 SWIFT™ 转换器

## 1 特性

- 集成 19mΩ 和 9.4mΩ 金属氧化物半导体场效应晶体管 (MOSFET)
- 可选  $F_{SW}$ : 400kHz、800kHz 和 1.2MHz
- 可调节电流限制设置，具有断续重启功能
- 整个温度范围内的基准电压为  $0.6V \pm 1\%$
- 支持 5V 外部可选偏置功能，以提升效率
- D-CAP3™ 针对快速瞬态响应的控制模式
- 实现精密输出电压纹波的可选强制连续导通模式 (FCCM) 或实现高轻载效率的自动跳跃 Eco-mode™
- 0.6V 至 5.5V 输出电压范围
- 支持陶瓷输出电容
- 针对预偏置输出的单调性启动
- 可调节软启动，默认软启动时间为 1ms
- $-40^{\circ}C$  至  $150^{\circ}C$  运行结温
- 小型 3.5mm x 3.5mm HotRod™ 四方扁平无引线 (QFN) 封装
- 由 WEBENCH® 设计中心提供支持

## 2 应用

- 服务器和存储
- 机顶盒和高端数字电视 (DTV)
- 网络互联和电信、负载点 (POL)

- IPC 和工厂自动化

## 3 说明


TPS568215 是 TI 旗下最小的一款单片 8A 同步降压转换器，具有自适应导通时间 D-CAP3™ 控制模式。该器件集成了  $R_{DS(on)}$  较低的功率 MOSFET，简单易用并且高效运行，所需外部组件最少，适用于空间受限的电源系统。主要特性包括非常精确的基准电压、快速负载瞬时响应、提升轻载效率的自动跳跃工作模式、可调节电流限值并且无需外部补偿。强制持续传导模式有助于满足高性能 DSP 和 FPGA 应用的严格电压调节精度要求。TPS568215 采用耐热增强型 18 引脚 HotRod™ 四方扁平无引线 (QFN) 封装，经设计在  $-40^{\circ}C$  至  $150^{\circ}C$  的结温范围内额定运行。TPS568215 与 TPS56C215 引脚兼容，因此用户可以在 6A 至 12A 范围内灵活选择采用同一封装的解决方案。

器件信息(1)

| 器件型号      | 封装        | 封装尺寸 (标称值)    |
|-----------|-----------|---------------|
| TPS568215 | VQFN (18) | 3.5mm x 3.5mm |


(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

典型应用电路原理图



Copyright © 2016, Texas Instruments Incorporated

效率与输出电流间的关系



## 目录

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| 1        | 特性 .....                                     | 1         | 7.4       | Device Functional Modes.....                | 18        |
| 2        | 应用 .....                                     | 1         | <b>8</b>  | <b>Application and Implementation .....</b> | <b>19</b> |
| 3        | 说明 .....                                     | 1         | 8.1       | Application Information.....                | 19        |
| 4        | 修订历史记录 .....                                 | 2         | 8.2       | Typical Application .....                   | 19        |
| <b>5</b> | <b>Pin Configuration and Functions .....</b> | <b>3</b>  | <b>9</b>  | <b>Power Supply Recommendations .....</b>   | <b>24</b> |
| <b>6</b> | <b>Specifications.....</b>                   | <b>4</b>  | <b>10</b> | <b>Layout.....</b>                          | <b>25</b> |
| 6.1      | Absolute Maximum Ratings .....               | 4         | 10.1      | Layout Guidelines .....                     | 25        |
| 6.2      | ESD Ratings .....                            | 4         | 10.2      | Layout Example .....                        | 25        |
| 6.3      | Recommended Operating Conditions.....        | 4         | <b>11</b> | <b>器件和文档支持 .....</b>                        | <b>28</b> |
| 6.4      | Thermal Information .....                    | 5         | 11.1      | 器件支持 .....                                  | 28        |
| 6.5      | Electrical Characteristics.....              | 6         | 11.2      | 接收文档更新通知 .....                              | 28        |
| 6.6      | Timing Requirements .....                    | 7         | 11.3      | 社区资源.....                                   | 28        |
| 6.7      | Typical Characteristics .....                | 8         | 11.4      | 商标.....                                     | 28        |
| <b>7</b> | <b>Detailed Description .....</b>            | <b>12</b> | 11.5      | 静电放电警告.....                                 | 28        |
| 7.1      | Overview .....                               | 12        | 11.6      | Glossary .....                              | 28        |
| 7.2      | Functional Block Diagram .....               | 13        | <b>12</b> | <b>机械、封装和可订购信息.....</b>                     | <b>28</b> |
| 7.3      | Feature Description.....                     | 14        |           |   |           |


## 4 修订历史记录

### Changes from Original (October 2016) to Revision A

**Page**

|   |  |   |
|---|--|---|
| • | 已更改 产品预览至量产数据发布 .....                      | 1 |
| • | Added <a href="#">Specifications</a> ..... | 4 |

## 5 Pin Configuration and Functions

**RNN Package  
18-Pin VQFN**

**Pin Functions**

| PIN               |       | I/O | DESCRIPTION   |
|-------------------|-------|-----|---|
| NO.               | NAME  |     |   |
| 1                 | BOOT  | I   | Supply input for the gate drive voltage of the high-side MOSFET. Connect a 0.1µF bootstrap capacitor between BOOT and SW.   |
| 2,11              | VIN   | P   | Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.   |
| 3, 4, 5, 8, 9, 10 | PGND  | G   | Power GND terminal for the controller circuit and the internal circuitry.   |
| 6, 7              | SW    | O   | Switch node terminal. Connect the output inductor to this pin.  |
| 12                | AGND  | G   | Ground of internal analog circuitry. Connect AGND to PGND plane.  |
| 13                | FB    | I   | Converter feedback input. Connect to the resistor divider between output voltage and AGND.  |
| 14                | SS    | O   | Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is 1ms.                                   |
| 15                | EN    | I   | Enable input control, leaving this pin floating enables the converter. It can also be used to adjust the input UVLO by connecting to the resistor divider between VIN and EN.                     |
| 16                | PGOOD | O   | Open Drain Power Good Indicator, it is asserted low if output voltage is out of PGOOD threshold, Overvoltage or if the device is under thermal shutdown, EN shutdown or during soft start.        |
| 17                | VREG5 | I/O | 4.7-V internal LDO output which can also be driven externally with a 5V input. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 4.7-µF capacitor.      |
| 18                | MODE  | I   | Switching Frequency, Current Limit selection and Light load operation mode selection pin. Connect this pin to a resistor divider from VREG5 and AGND for different MODE options shown in table 4. |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                               |                                | MIN  | MAX  | UNIT |
|-------------------------------|--------------------------------|------|------|------|
| Input Voltage                 | V <sub>IN</sub>                | -0.3 | 20   | V    |
|                               | SW                             | -2   | 19   |      |
|                               | SW(10 ns transient)            | -3   | 20   |      |
|                               | EN                             | -0.3 | 6.5  |      |
|                               | BOOT –SW                       | -0.3 | 6.5  |      |
|                               | BOOT                           | -0.3 | 25.5 |      |
|                               | SS, MODE, FB                   | -0.3 | 6.5  |      |
|                               | VREG5                          | -0.3 | 6    |      |
| Output Voltage                | PGOOD                          | -0.3 | 6.5  | V    |
| Output Current <sup>(2)</sup> | I <sub>OUT</sub>               |      | 10   | A    |
| T <sub>J</sub>                | Operating junction temperature | -40  | 150  | °C   |
| T <sub>stg</sub>              | Storage temperature            | -55  | 150  | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) In order to be consistent with the TI reliability requirement of 100k Power-On-Hours at 105°C junction temperature, the output current should not exceed 10A continuously under 100% duty operation as to prevent electromigration failure in the solder. Higher junction temperature or longer power-on hours are achievable at lower than 10A continuous output current.

### 6.2 ESD Ratings

|  |  | VALUE | UNIT |
|--|--|-------|------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 | V    |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                                |                   | MIN  | NOM | MAX  | UNIT |
|--------------------------------|-------------------|------|-----|------|------|
| Input Voltage                  | V <sub>IN</sub>   | 4.5  |     | 17   | V    |
|                                | SW                | -1.8 |     | 17   |      |
|                                | BOOT              | -0.1 |     | 23.5 |      |
|                                | VREG5             | -0.1 |     | 5.2  |      |
| Output Current                 | I <sub>LOAD</sub> | 0    |     | 8    | A    |
| Operating junction temperature | T <sub>J</sub>    | -40  |     | 150  | °C   |

## 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | RNN PACKAGE | UNIT |
|-------------------------------|--|-------------|------|
|                               |  | 18 PINS     |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 42.3        | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 23.9        | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 10.0        | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 0.5         | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 10.0        | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | 0.5         | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN}=12\text{V}$  (unless otherwise noted)

| PARAMETER                             |                                   | CONDITIONS   | MIN   | TYP                  | MAX   | UNIT               |
|---------------------------------------|-----------------------------------|--|-------|----------------------|-------|--------------------|
| <b>SUPPLY CURRENT</b>                 |                                   |  |       |                      |       |                    |
| $I_{IN}$                              | $V_{IN}$ supply current           | $T_J = 25^{\circ}\text{C}$ , $V_{EN}=5\text{ V}$ , non switching |       | 600                  | 700   | $\mu\text{A}$      |
| $I_{VINS DN}$                         | $V_{IN}$ shutdown current         | $T_J = 25^{\circ}\text{C}$ , $V_{EN}=0\text{ V}$                 |       | 7                    |       | $\mu\text{A}$      |
| <b>LOGIC THRESHOLD</b>                |                                   |  |       |                      |       |                    |
| $V_{ENH}$                             | EN H-level threshold voltage      |  | 1.175 | 1.225                | 1.3   | V                  |
| $V_{ENL}$                             | EN L-level threshold voltage      |  | 1.025 | 1.104                | 1.15  | V                  |
| $V_{ENHYS}$                           |                                   |  |       | 0.121                |       | V                  |
| $I_{ENp1}$                            | EN pull-up current                | $V_{EN} = 1.0\text{ V}$  | 0.35  | 1.91                 | 2.95  | $\mu\text{A}$      |
| $I_{ENp2}$                            |                                   | $V_{EN} = 1.3\text{ V}$  | 3     | 4.197                | 5.5   | $\mu\text{A}$      |
| <b>FEEDBACK VOLTAGE</b>               |                                   |  |       |                      |       |                    |
| $V_{FB}$                              | FB voltage                        | $T_J = 25^{\circ}\text{C}$                                       | 598   | 600                  | 602   | mV                 |
|                                       |                                   | $T_J = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$                | 597.5 | 600                  | 602.5 | mV                 |
|                                       |                                   | $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$              | 594   | 600                  | 602.5 | mV                 |
|                                       |                                   | $T_J = -40^{\circ}\text{C}$ to $150^{\circ}\text{C}$             | 594   | 600                  | 606   | mV                 |
| <b>LDO VOLTAGE</b>                    |                                   |  |       |                      |       |                    |
| VREG5                                 | LDO Output voltage                | $T_J = -40^{\circ}\text{C}$ to $150^{\circ}\text{C}$             | 4.58  | 4.7                  | 4.83  | V                  |
| ILIM5                                 | LDO Output Current limit          | $T_J = -40^{\circ}\text{C}$ to $150^{\circ}\text{C}$             | 100   | 150                  | 200   | mA                 |
| <b>MOSFET</b>                         |                                   |  |       |                      |       |                    |
| $R_{DS(on)H}$                         | High side switch resistance       | $T_J = 25^{\circ}\text{C}$ , $V_{VREG5} = 4.7\text{ V}$          |       | 19                   |       | $\text{m}\Omega$   |
| $R_{DS(on)L}$                         | Low side switch resistance        | $T_J = 25^{\circ}\text{C}$ , $V_{VREG5} = 4.7\text{ V}$          |       | 9.4                  |       | $\text{m}\Omega$   |
| <b>SOFT START</b>                     |                                   |  |       |                      |       |                    |
| $I_{ss}$                              | Soft start charge current         | $T_J = -40^{\circ}\text{C}$ to $150^{\circ}\text{C}$             | 4.9   | 6                    | 7.1   | $\mu\text{A}$      |
| <b>CURRENT LIMIT</b>                  |                                   |  |       |                      |       |                    |
| $I_{OCL}$                             | Current Limit (Low side sourcing) | ILIM-1 option, Valley Current                                    | 6     | 7.1                  | 8.15  | A                  |
|                                       |                                   | ILIM option, Valley Current                                      | 8     | 9.4                  | 10.8  | A                  |
|                                       | Current Limit (Low side negative) | Valley Current   |       | 3                    |       | A                  |
| <b>POWER GOOD</b>                     |                                   |  |       |                      |       |                    |
| $V_{PGOODTH}$                         | PGOOD threshold                   | $V_{FB}$ falling (fault)   |       | 84%                  |       |                    |
|                                       |                                   | $V_{FB}$ rising (good)   |       | 93%                  |       |                    |
|                                       |                                   | $V_{FB}$ rising (fault)  |       | 116%                 |       |                    |
|                                       |                                   | $V_{FB}$ falling (good)  |       | 107%                 |       |                    |
| <b>OUTPUT UNDERVOLTAGE PROTECTION</b> |                                   |  |       |                      |       |                    |
| $V_{UVP}$                             | Output UVP threshold              | Hiccup detect  |       | $68\% \times V_{FB}$ |       |                    |
| <b>THERMAL SHUTDOWN</b>               |                                   |  |       |                      |       |                    |
| $T_{SDN}$                             | Thermal shutdown threshold        | Shutdown temperature   |       | 160                  |       | $^{\circ}\text{C}$ |
|                                       |                                   | Hysteresis   |       | 15                   |       | $^{\circ}\text{C}$ |
| $T_{SDN\ VREG5}$                      | VREG5 thermal shutdown threshold  | Shutdown temperature   |       | 171                  |       | $^{\circ}\text{C}$ |
|                                       |                                   | Hysteresis   |       | 18                   |       | $^{\circ}\text{C}$ |
| <b>UVLO</b>                           |                                   |  |       |                      |       |                    |
| UVLO                                  | UVLO threshold                    | VREG5 rising voltage   | 4.1   | 4.3                  | 4.5   | V                  |
|                                       |                                   | VREG5 falling voltage  | 3.34  | 3.57                 |       | V                  |
|                                       |                                   | VREG5 hysteresis   |       | 730                  |       | mV                 |

## 6.6 Timing Requirements

| PARAMETER   |  | CONDITIONS  | MIN | TYP   | MAX | UNIT  |
|---|--|---|-----|-------|-----|-------|
| <b>ON-TIME TIMER CONTROL</b>                          |  |   |     |       |     |       |
| $t_{ON}$  | SW On Time                                     | $V_{IN} = 12\text{ V}$ , $V_{OUT}=3.3\text{ V}$ , $F_{SW} = 800\text{ kHz}$ | 310 | 340   | 380 | ns    |
| $t_{ON\ min}$   | SW Minimum on time                             | $V_{IN} = 17\text{ V}$ , $V_{OUT}=0.6\text{ V}$ , $F_{SW}= 1200\text{ kHz}$ |     | 54    |     | ns    |
| $t_{OFF}$   | SW Minimum off time                            | $25^{\circ}\text{C}$ , $V_{FB}=0.5\text{ V}$                                |     |       | 310 | ns    |
| <b>SOFT START</b>                                     |  |   |     |       |     |       |
| $t_{SS}$  | Soft start time                                | Internal soft start time  |     | 1.045 |     | ms    |
| <b>OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b> |  |   |     |       |     |       |
| $t_{UVPDEL}$  | Output Hiccup delay relative to SS time        | UVP detect  |     | 1     |     | cycle |
| $t_{UVPEN}$   | Output Hiccup enable delay relative to SS time | UVP detect  |     | 7     |     | cycle |

### 6.7 Typical Characteristics




图 1. Quiescent Current vs Temperature




图 2. Shutdown Current vs Temperature




图 3. Feedback Voltage vs Temperature




图 4. High-side R<sub>ds(on)</sub> vs Temperature




图 5. Low-side R<sub>ds(on)</sub> vs Temperature










图 6. Soft-Start Charge Current vs Temperature

Typical Characteristics (接下页)



Typical Characteristics (接下页)




图 13. Efficiency, Mode = FCCM,  $F_{SW} = 400kHz$




图 14. Efficiency, Mode = DCM,  $F_{SW} = 1200kHz$




图 15. Efficiency, Mode = FCCM,  $F_{SW} = 1200kHz$




图 16. Load Regulation,  $F_{SW} = 400kHz$




图 17.  $F_{SW}$  Load Regulation, Mode = FCCM,  $F_{SW} = 400kHz$






图 18.  $F_{SW}$  Load Regulation, Mode = FCCM,  $F_{SW} = 800kHz$

Typical Characteristics (接下页)



## 7 Detailed Description

### 7.1 Overview


The TPS568215 is a high density synchronous step down buck converter which can operate from 4.5-V to 17-V input voltage ( $V_{IN}$ ). It has 19-m $\Omega$  and 9-m $\Omega$  integrated MOSFETs that enable high efficiency up to 8 A. The device employs D-CAP3™ mode control that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between FCCM operating mode at higher load condition and DCM/Eco-mode™ operation at lighter load condition. DCM/Eco-mode™ allows the TPS568215 to maintain high efficiency at light load. The TPS568215 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultralow ESR ceramic capacitors.

The TPS568215 has three selectable switching frequencies ( $F_{SW}$ ) 400kHz, 800kHz and 1200kHz which gives the flexibility to optimize the design for higher efficiency or smaller size. There are two selectable current limits. All these options are configured by choosing the right voltage on the MODE pin.

The TPS568215 has a 4.7 V internal LDO that creates bias for all internal circuitry. There is a feature to overdrive this internal LDO with an external voltage on the VREG5 pin which improves the converter's efficiency. The undervoltage lockout (UVLO) circuit monitors the VREG5 pin voltage to protect the internal circuitry from low input voltages. The device has an internal pull-up current source on the EN pin which can enable the device even with the pin floating.

Soft-start time can be selected by connecting a capacitor to the SS pin. The device is protected from output short, undervoltage and over temperature conditions.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 PWM Operation and D-CAP3™ Control

The TPS568215 operates using the adaptive on-time PWM control with a proprietary D-CAP3™ control which enables low external component count with a fast load transient response while maintaining a good output voltage accuracy. At the beginning of each switching cycle the high side MOSFET is turned on for an on-time set by an internal one shot timer. This on-time is set based on the converter's input voltage, output voltage and the pseudo-fixed frequency hence this type of control topology is called an adaptive on-time control. The one shot timer resets and turns on again once the feedback voltage ( $V_{FB}$ ) falls below the internal reference voltage ( $V_{REF}$ ). An internal ramp is generated which is fed to the FB pin to simulate the output voltage ripple. This enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for DCAP3™ control topology.

The TPS568215 includes an error amplifier that makes the output voltage very accurate. This error amplifier is absent in other flavors of DCAP3™. For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS568215 is a low pass L-C circuit. This L-C filter has double pole that is described in

$$f_P = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (1)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS568215. The low frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40dB to –20dB per decade and increases the phase to 90 degree one decade above the zero frequency. The internal ripple injection high frequency zero is changed according to the switching frequency selected as shown in table below. The inductor and capacitor selected for the output filter must be such that the double pole is located close enough to the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-fifth of the switching frequency ( $F_{SW}$ ).

**表 1. Ripple Injection Zero**

| Switching Frequency (kHz) | Zero Location (kHz) |
|---------------------------|---------------------|
| 400                       | 7.1                 |
| 800                       | 14.3                |
| 1200                      | 21.4                |

表 2 lists the inductor values and part numbers that are used to plot the efficiency curves in the *Typical Characteristics* section.

**表 2. Inductor Values**

| $V_{OUT}(V)$ | $F_{SW}(kHz)$ | $L_{OUT}(\mu H)$ | Würth Part Number <sup>(1)</sup> |
|--------------|---------------|------------------|----------------------------------|
| 1.2          | 400           | 1.2              | 744325120                        |
|              | 800           | 0.68             | 744311068                        |
|              | 1200          | 0.47             | 744314047                        |
| 3.3          | 400           | 2.4              | 744325240                        |
|              | 800           | 1.5              | 744314150                        |
|              | 1200          | 1.1              | 744314110                        |
| 5.5          | 400           | 3.3              | 744325330                        |
|              | 800           | 2.4              | 744325240                        |
|              | 1200          | 1.2              | 744325120                        |

(1) See *Third-Party Products* disclaimer

### 7.3.2 Eco-mode™ Control

The TPS568215 is designed with Eco-mode™ control to increase efficiency at light loads. This option can be chosen using the MODE pin as shown in table 3. As the output current decreases from heavy load condition, the inductor current is also reduced. If the output current is reduced enough, the valley of the inductor current reaches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side MOSFET is turned off when a zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept approximately the same as it is in continuous conduction mode. The off-time increases as it takes more time to discharge the output with a smaller load current. The light load current where the transition to Eco-mode™ operation happens ( $I_{OUT(LL)}$ ) can be calculated from [公式 2](#).

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (2)$$

After identifying the application requirements, design the output inductance so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the  $I_{CC(max)}$  (peak current in the application). It is also important to size the inductor properly so that the valley current doesn't hit the negative low side current limit.

### 7.3.3 4.7 V LDO and External Bias

The VREG5 pin is the output of the internal 4.7-V linear regulator that creates the bias for all the internal circuitry and MOSFET gate drivers. The VREG5 pin needs to be bypassed with a 4.7- $\mu$ F capacitor. An external voltage that is above the LDO's internal output voltage can override the internal LDO, switching it to the external rail once a higher voltage is detected. This enhances the efficiency of the converter because the quiescent current now runs off this external rail instead of the input power supply. The UVLO circuit monitors the VREG5 pin voltage and disables the output when VREG5 falls below the UVLO threshold. When using an external bias on the VREG5 rail, any power-up and power-down sequencing can be applied but it is important to understand that if there is a discharge path on the VREG5 rail that can pull a current higher than the internal LDO's current limit (ILIM5) from the VREG5, then the VREG5 LDO turns off thereby shutting down the output of TPS568215. If such condition does not exist and if the external VREG5 rail is turned off, the VREG5 voltage switches over to the internal LDO voltage which is 4.7 V typically in a few nanoseconds. Figure 26 below shows this transition of the VREG5 voltage from an external bias of 5.5 V to the internal LDO output of 4.7 V when the external bias to VREG5 is disabled while the output of TPS568215 remains unchanged.

### 7.3.4 MODE Selection

TPS568215 has a MODE pin that can offer 12 different states of operation as a combination of Current Limit, Switching Frequency and Light Load operation. The device can operate at two different current limits ILIM-1 and ILIM to support an output continuous current of 6 A, 8 A respectively. The TPS568215 is designed to compare the valley current of the inductor against the current limit thresholds so it is important to understand that the output current will be half the ripple current above the valley current. TPS568215 can operate at three different frequencies of 400 kHz, 800 kHz and 1200 kHz and also can choose between Eco-mode™ and FCCM mode. The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in table 3. The voltage on the MODE pin can be set by connecting this pin to the center tap of a resistor divider connected between VREG5 and AGND. A guideline for the top resistor ( $R_{M,H}$ ) and the bottom resistor ( $R_{M,L}$ ) as 5% resistors is shown in Table 3. It is important that the voltage for the MODE pin is derived from the VREG5 rail only since internally this voltage is referenced to detect the MODE option. The MODE pin setting can be reset only by a VIN power cycling.


**表 3. Mode Pin Resistor Settings**

| $R_{M,L}$ (k $\Omega$ ) | $R_{M,H}$ (k $\Omega$ ) | Light Load Operation | Current Limit | Frequency (kHz) |
|-------------------------|-------------------------|----------------------|---------------|-----------------|
| 5.1                     | 300                     | FCCM                 | ILIM-1        | 400             |
| 10                      | 200                     | FCCM                 | ILIM          | 400             |
| 20                      | 160                     | FCCM                 | ILIM-1        | 800             |
| 20                      | 120                     | FCCM                 | ILIM          | 800             |
| 51                      | 200                     | FCCM                 | ILIM-1        | 1200            |
| 51                      | 180                     | FCCM                 | ILIM          | 1200            |
| 51                      | 150                     | DCM                  | ILIM-1        | 400             |

**表 3. Mode Pin Resistor Settings (接下页)**

|    |     |     |        |      |
|----|-----|-----|--------|------|
| 51 | 120 | DCM | ILIM   | 400  |
| 51 | 91  | DCM | ILIM-1 | 800  |
| 51 | 82  | DCM | ILIM   | 800  |
| 51 | 62  | DCM | ILIM-1 | 1200 |
| 51 | 51  | DCM | ILIM   | 1200 |

图 21 below shows the typical start-up sequence of the device once the enable signal crosses the EN turn-on threshold. After the voltage on VREG5 crosses the rising UVLO threshold it takes about 500us to read the first mode setting and approximately 100us from there to finish the last mode setting. The output voltage starts ramping after the mode reading is done.


**图 21. Power-Up Sequence**

### 7.3.5 Soft Start and Pre-biased Soft Start

The TPS568215 has an adjustable soft-start time that can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current ( $I_{SS}$ ) begins charging the external capacitor ( $C_{SS}$ ) connected between SS and AGND. The device tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time ( $T_{SS}$ ) is shown in 公式 3:

$$T_{SS(s)} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$

where

- $V_{REF}$  is 0.6 V and  $I_{SS}$  is 6  $\mu$ A (3)

If the output capacitor is pre-biased at startup, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converters ramp up smoothly into regulation point.

### 7.3.6 Enable and Adjustable UVLO

The EN pin controls the turn-on and turn-off of the device. When EN pin voltage is above the turn-on threshold which is around 1.2 V, the device starts switching and when the EN pin voltage falls below the turn-off threshold which is around 1.1V it stops switching. If the user application requires a different turn-on ( $V_{START}$ ) and turn-off thresholds ( $V_{STOP}$ ) respectively, the EN pin can be configured as shown in 图 22 by connecting a resistor divider between VIN and EN. The EN pin has a pull-up current  $I_{p1}$  that sets the default state of the pin when it is floating. This current increases to  $I_{p2}$  when the EN pin voltage crosses the turn-on threshold. The UVLO thresholds can be set by using 公式 4 and 公式 5.




图 22. Adjustable VIN Under Voltage Lock Out

$$R1 = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_{p1} \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (4)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1 I_{p2}}$$

where

- $I_{p2} = 4.197 \mu A$
  - $I_{p1} = 1.91 \mu A$
  - $I_h = 2.287 \mu A$
  - $V_{ENRISING} = 1.225 V$
  - $V_{ENFALLING} = 1.104 V$
- (5)

### 7.3.7 Power Good

The Power Good (PGOOD) pin is an open drain output. Once the FB pin voltage is between 93% and 107% of the internal reference voltage ( $V_{REF}$ ) the PGOOD is de-asserted and floats after a 200  $\mu s$  de-glitch time. A pull-up resistor of 10 k $\Omega$  is recommended to pull it up to VREG5. The PGOOD pin is pulled low when the FB pin voltage is lower than  $V_{UVP}$  or greater than  $V_{OVP}$  threshold; or, in an event of thermal shutdown or during the soft-start period.

### 7.3.8 Over Current Protection and Under Voltage Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. During the on time of the high-side FET switch, the switch current increases at a linear rate determined by input voltage, output voltage, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current  $I_{OUT}$ . If the measured drain to source voltage of the low-side FET is above the voltage proportional to current limit, the low side FET stays on until the current level becomes lower than the OCL level which reduces the output current available. When the current is limited the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 68% of the target

voltage, the UVP comparator detects it and shuts down the device after a wait time of 1ms, the device re-starts after a hiccup time of 7ms. In this type of valley detect control the load current is higher than the OCL threshold by one half of the peak to peak inductor ripple current. When the overcurrent condition is removed, the output voltage returns to the regulated value. If an OCL condition happens during start-up then the device enters hiccup-mode immediately without a wait time of 1ms.

### 7.3.9 Out-of-Bounds Operation

The device has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, OOB protection operates as an early no-fault overvoltage protection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly toward the setpoint. During the operation, the cycle-by cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

### 7.3.10 UVLO Protection

Under voltage lock out protection (UVLO) monitors the internal VREG5 regulator voltage. When the VREG5 voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

### 7.3.11 Thermal Shutdown

The device monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold value ( $T_{SDN}$  typically 160°C) the device shuts off. This is a non-latch protection. During start up, if the device temperature is higher than 160°C the device does not start switching and does not load the MODE settings. If the device temp goes higher than  $T_{SDN}$  threshold after startup, it stops switching with SS reset to ground and an internal discharge switch turns on to quickly discharge the output voltage. The device re-starts switching when the temperature goes below the thermal shutdown threshold but the MODE settings are not re-loaded again. There is a second higher thermal protection on the device  $T_{SDN VREG5}$  which protects it from over temperature conditions not caused by the switching of the device itself. This threshold is at typically 170°C. Even under nonswitching condition of the device after exceeding  $T_{SDN}$  threshold, if it still continues to heat up the VREG5 output shuts off once temperature goes beyond  $T_{SDN VREG5}$ , thereby shutting down the device completely.

### 7.3.12 Output Voltage Discharge

The device has a 500ohm discharge switch that discharges the output  $V_{OUT}$  through SW node during any event of fault like output overvoltage, output undervoltage, TSD, if VREG5 voltage below the UVLO and when the EN pin voltage ( $V_{EN}$ ) is below the turn-on threshold.

## 7.4 Device Functional Modes

### 7.4.1 Light Load Operation

When the MODE pin is selected to operate in FCCM mode, the converter operates in continuous conduction mode (FCCM) during light-load conditions. During FCCM, the switching frequency ( $F_{SW}$ ) is maintained at an almost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load. If the MODE pin is selected to operate in DCM/Eco-mode™, the device enters pulse skip mode after the valley of the inductor ripple current crosses zero. The Eco-mode™ maintains higher efficiency at light load with a lower switching frequency.

### 7.4.2 Standby Operation

The TPS568215 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 7uA when in standby condition.

## 8 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The schematic of 图 23 shows a typical application for TPS568215. This design converts an input voltage range of 4.5 V to 17 V down to 1.2 V with a maximum output current of 8 A.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 23. Application Schematic

#### 8.2.1 Design Requirements

表 4. Design Parameters

| PARAMETER         | CONDITIONS            | MIN | TYP           | MAX | UNIT                |
|-------------------|-----------------------|-----|---------------|-----|---------------------|
| $V_{OUT}$         | Output voltage        |     | 1.2           |     | V                   |
| $I_{OUT}$         | Output current        |     | 8             |     | A                   |
| $\Delta V_{OUT}$  | Transient response    |     | ±30           |     | mV                  |
| $V_{IN}$          | Input voltage         | 4.5 | 12            | 17  | V                   |
| $V_{OUT(ripple)}$ | Output voltage ripple |     | <10           |     | mV <sub>(P-P)</sub> |
|                   | Start input voltage   |     | Internal UVLO |     | V                   |
|                   | Stop input voltage    |     | Internal UVLO |     | V                   |
| $f_{SW}$          | Switching frequency   |     | 1.2           |     | MHz                 |
| Operating Mode    |                       |     | DCM           |     |                     |
| $T_A$             | Ambient temperature   |     | 25            |     | °C                  |

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 External Component Selection

#### 8.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See [公式 6](#)

$$V_{OUT} = 0.6 \times \left( 1 + \frac{R_{UPPER}}{R_{LOWER}} \right) \quad (6)$$

#### 8.2.2.1.2 Switching Frequency and Mode Selection

Switching Frequency, current limit and switching mode (DCM or FCCM) are set by a voltage divider from VREG5 to GND connected to the MODE pin. See [表 3](#) for possible MODE pin configurations. Switching frequency selection is a tradeoff between higher efficiency and smaller system solution size. Lower switching frequency yields higher overall efficiency but relatively bigger external components. Higher switching frequencies cause additional switching losses which impact efficiency and thermal performance. For this design 1.2 MHz is chosen as the switching frequency, the switching mode is DCM and the output current is 8 A.

#### 8.2.2.1.3 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See [表 5](#) for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using [公式 7](#) and [公式 8](#). It is important that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{I_{OUT}^2 + \frac{1}{12} \times \left( \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}} \right)^2} \quad (7)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2} \quad (8)$$

During transient/short circuit conditions the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

#### 8.2.2.1.4 Output Capacitor Selection

After selecting the inductor the output capacitor needs to be optimized. In DCAP3, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in [表 5](#)

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than  $V_{OUT(ripple)}/I_{OUT(ripple)}$

**表 5. Recommended Component Values**

| V <sub>OUT</sub> (V) | R <sub>LOWER</sub> (kΩ) | R <sub>UPPER</sub> (kΩ) | F <sub>SW</sub> (kHz) | L <sub>OUT</sub> (μH) | C <sub>OUT(min)</sub> (μF) | C <sub>OUT(max)</sub> (μF) | C <sub>FF</sub> (pF) |
|----------------------|-------------------------|-------------------------|-----------------------|-----------------------|----------------------------|----------------------------|----------------------|
| 0.6                  | 10                      | 0                       | 400                   | 0.68                  | 300                        | 500                        | –                    |
|                      |                         |                         | 800                   | 0.47                  | 100                        | 500                        | –                    |
|                      |                         |                         | 1200                  | 0.33                  | 88                         | 500                        | –                    |
| 1.2                  |                         | 10                      | 400                   | 1.2                   | 100                        | 500                        | –                    |
|                      |                         |                         | 800                   | 0.68                  | 88                         | 500                        | –                    |
|                      |                         |                         | 1200                  | 0.47                  | 88                         | 500                        | –                    |
| 3.3                  |                         | 45.3                    | 400                   | 2.4                   | 88                         | 500                        | 100–220              |
|                      |                         |                         | 800                   | 1.5                   | 88                         | 500                        | 100–220              |
|                      |                         |                         | 1200                  | 1.1                   | 88                         | 500                        | 100–220              |

表 5. Recommended Component Values (接下页)

| V <sub>OUT</sub> (V) | R <sub>LOWER</sub> (kΩ) | R <sub>UPPER</sub> (kΩ) | F <sub>SW</sub> (kHz) | L <sub>OUT</sub> (μH) | C <sub>OUT(min)</sub> (μF) | C <sub>OUT(max)</sub> (μF) | C <sub>FF</sub> (pF) |
|----------------------|-------------------------|-------------------------|-----------------------|-----------------------|----------------------------|----------------------------|----------------------|
| 5.5                  |                         | 82.5                    | 400                   | 3.3                   | 88                         | 500                        | 100–220              |
|                      |                         |                         | 800                   | 2.4                   | 88                         | 500                        | 100–220              |
|                      |                         |                         | 1200                  | 1.2                   | 88                         | 700                        | 100–220              |

8.2.2.1.5 Input Capacitor Selection

The minimum input capacitance required is given in 公式 9.



$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}} \tag{9}$$

TI recommends using a high quality X5R or X7R input decoupling capacitors of 40 μF on the input voltage pin. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by 公式 10 below:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} \tag{10}$$

8.2.3 Application Curves

图 24 through 图 40 apply to the circuit of 图 23. V<sub>IN</sub> = 12 V. T<sub>a</sub> = 25 °C unless otherwise specified.






图 26. Load Regulation,  $V_{IN} = 5\text{ V}$




图 27. Load Regulation,  $V_{IN} = 12\text{ V}$




图 28. Line Regulation,  $I_{OUT} = 6\text{ A}$




图 29. Loop Response,  $I_{OUT} = 6\text{ A}$




图 30. Input Voltage Ripple,  $I_{OUT} = 10\text{ mA}$




图 31. Input Voltage Ripple,  $I_{OUT} = 700\text{ mA}$




图 32. Input Voltage Ripple,  $I_{OUT} = 8 \text{ A}$




图 33. Output Voltage Ripple,  $I_{OUT} = 10 \text{ mA}$




图 34. Output Voltage Ripple,  $I_{OUT} = 700 \text{ mA}$




图 35. Output Voltage Ripple,  $I_{OUT} = 8 \text{ A}$




图 36. Start Up Relative to  $V_{IN}$  Rising







图 37. Start Up Relative to EN Rising


**图 38. Shut Down Relative to  $V_{IN}$  Falling**

**图 39. Shut Down Relative to EN Falling**

**图 40. Transient Response**

## 9 Power Supply Recommendations

The TPS568215 is intended to be powered by a well regulated dc voltage. The input voltage range is 4.5 to 17 V. TPS568215 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS568215 circuit, some additional input bulk capacitance is recommended. Typical values are 100  $\mu$ F to 470  $\mu$ F.

## 10 Layout

### 10.1 Layout Guidelines

- Recommend a four-layer or six-layer PCB for good thermal performance and with maximum ground plane. 3" x 3", four-layer PCB with 2-oz. copper used as example.
- Recommend having equal caps on each side of the IC. Place them right across VIN as close as possible.
- Inner layer 1 will be ground with the PGND to AGND net tie
- Inner layer 2 has VIN copper pour that has vias to the top layer VIN. **Place multiple vias under the device near VIN and GND and near input capacitors** to reduce parasitic inductance and improve thermal performance
- Bottom later is GND with the BOOT trace routing.
- Feedback should be referenced to the quite AGND and routed away from the switch node.
- VIN trace must be wide to reduce the trace impedance.

### 10.2 Layout Example

图 41 shows the recommended top side layout. Component reference designators are the same as the circuit shown in 图 23. Resistor divider for EN is not used in the circuit of 图 23, but are shown in the layout for reference.




图 41. Top Side Layout

**Layout Example (接下页)**

图 42 shows the recommended layout for the first internal layer. It is comprised of a large PGND plane and a smaller AGND island. AGND and PGND are connected at a single point to reduce circulating currents.




图 42. Mid Layer 1 Layout

图 43 shows the recommended layout for the second internal layer. It is comprised of a large PGND plane, a smaller copper fill area to connect the two top side  $V_{IN}$  copper areas and a second  $V_{OUT}$  copper fill area.




图 43. Mid Layer 2 Layout

## Layout Example (接下页)

图 44 shows the recommended layout for the bottom layer. It is comprised of a large PGND plane and a trace to connect the BOOT capacitor to the SW node.




图 44. Bottom Layer Layout

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 开发支持

- [《TPS568215EVM-762 8A SWIFT™ 稳压器评估模块用户指南》](#)

### 11.2 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 商标

D-CAP3, HotRod, Eco-mode, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

|               | 产品   |              | 应用   |
|---------------|--|--------------|--|
| 数字音频          | <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>                               | 通信与电信        | <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>             |
| 放大器和线性器件      | <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>                     | 计算机及周边       | <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>           |
| 数据转换器         | <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>             | 消费电子         | <a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a> |
| DLP® 产品       | <a href="http://www.dlp.com">www.dlp.com</a>   | 能源           | <a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>               |
| DSP - 数字信号处理器 | <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>                                   | 工业应用         | <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>       |
| 时钟和计时器        | <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>             | 医疗电子         | <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>             |
| 接口            | <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>                       | 安防应用         | <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>           |
| 逻辑            | <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>                               | 汽车电子         | <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>       |
| 电源管理          | <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>                               | 视频和影像        | <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>                 |
| 微控制器 (MCU)    | <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>         |              |  |
| RFID 系统       | <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>                           |              |  |
| OMAP应用处理器     | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                       |              |  |
| 无线连通性         | <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a> | 德州仪器在线技术支持社区 | <a href="http://www.deyisupport.com">www.deyisupport.com</a>                 |

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS568215RNNR    | ACTIVE        | VQFN-HR      | RNN             | 18   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 125   | 568215                  | <a href="#">Samples</a> |
| TPS568215RNNT    | ACTIVE        | VQFN-HR      | RNN             | 18   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 125   | 568215                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS568215RNNR | VQFN-HR      | RNN             | 18   | 3000 | 330.0              | 12.4               | 3.75    | 3.75    | 1.15    | 8.0     | 12.0   | Q2            |
| TPS568215RNNT | VQFN-HR      | RNN             | 18   | 250  | 180.0              | 12.4               | 3.75    | 3.75    | 1.15    | 8.0     | 12.0   | Q2            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS568215RNNR | VQFN-HR      | RNN             | 18   | 3000 | 367.0       | 367.0      | 35.0        |
| TPS568215RNNT | VQFN-HR      | RNN             | 18   | 250  | 210.0       | 185.0      | 35.0        |



4222688/D 11/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE STENCIL DESIGN

RNN0018A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司