

# 200MHz 通用时钟缓冲器、符合外设组件互连扩展 (PCI-X) 标准


查询样品: [CDCV304-EP](#)

## 特性

- 通用且 **PCI-X 1:4** 时钟缓冲器
- 运行频率
  - 0 MHz 至 200 MHz** 通用
- 低输出偏斜: **<100 ps**
- 分配一个时钟输入至一组四个输出
- 当输出使能引脚 (**OE**) 为低电平时, 驱动输出的输出使能控制为低电平
- 由 **3.3-V** 或者 **2.5-V** 单电源供电运行
- 符合 **PCI-X** 标准
- 8-引脚薄型小尺寸 (TSSOP)** 封装

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 可在 **-40°C/105°C** 的温度范围内工作<sup>(1)</sup>
- 产品生命周期有所延长
- 拓展的产品变更通知
- 产品可追溯性



(1) 可定制工作温度范围

## 说明

CDCV304 是一款高性能、低偏斜、通用 PCI-X 兼容型时钟缓冲器。它分配一个输入时钟信号 (CLKIN) 至输出时钟 (1Y[0:3])。它专为与 PCI-X 应用一起使用而设计。CDCV304 运行在 3.3 V 和 2.5 V 电源电压上, 因此此器件与 3.3-V PCI-X 规范兼容。

CDCV304 额定运行温度介于  $-40^{\circ}\text{C}$  至  $105^{\circ}\text{C}$  之间。

功能框图




表 1. 功能表

输入		输出
CLKIN	OE	1Y[0:3]
L	L	L
H	L	L
L	H	L
H	H	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**Table 2. ORDERING INFORMATION<sup>(1)</sup>**

T <sub>A</sub>	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-40°C to 105°C	TSSOP - PW	CDCV304TPWREP	C304T	V62/12618-01XE

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

### TERMINAL FUNCTIONS

TERMINAL	I/O	DESCRIPTION
NAME	NO.	
1Y[0:3]	3, 5, 7, 8	O Buffered output clocks
CLKIN	1	I Input reference frequency
GND	4	Power Ground
OE	2	I Output enable control
V <sub>DD</sub>	6	Power Supply

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	UNIT
Supply voltage range, V <sub>DD</sub>	-0.5 V to 4.3 V
Input voltage range, V <sub>I</sub> <sup>(2)</sup> <sup>(3)</sup>	-0.5 V to V <sub>DD</sub> + 0.5 V
Output voltage range, V <sub>O</sub> <sup>(2)</sup> <sup>(3)</sup>	-0.5 V to V <sub>DD</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±50 mA
Continuous total output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DD</sub> )	±50 mA
Storage temperature range T <sub>stg</sub>	-65°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
 (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 (3) This value is limited to 4.6 V maximum.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		<b>CDCV304</b>	<b>UNITS</b>		
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	175.8	°C/W		
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	61.8			
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	104.3			
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	7.7			
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	102.6			

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

## RECOMMENDED OPERATING CONDITIONS

		<b>MIN</b>	<b>NOM</b>	<b>MAX</b>	<b>UNIT</b>
Supply voltage, $V_{DD}$		2.3		3.6	V
Low-level input voltage, $V_{IL}$				0.3 x $V_{DD}$	V
High-level input voltage, $V_{IH}$			0.7 x $V_{DD}$		V
Input voltage, $V_I$		0		$V_{DD}$	V
High-level output current, $I_{OH}$	$V_{DD} = 2.5$ V			-12	mA
	$V_{DD} = 3.3$ V			-24	
Low-level output current, $I_{OL}$	$V_{DD} = 2.5$ V			12	mA
	$V_{DD} = 3.3$ V			24	
Operating free-air temperature, $T_A$		-40		105	°C

## TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

<b>PARAMETER</b>		<b>TEST CONDITIONS</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
$f_{clk}$	Clock frequency		0		200	MHz

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input voltage	$V_{DD} = 3 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{DD} = \text{min to max}$ , $I_{OH} = -1 \text{ mA}$	$V_{DD} - 0.3$			V
		$V_{DD} = 2.3 \text{ V}$ , $I_{OH} = -8 \text{ mA}$	1.78			
		$V_{DD} = 3 \text{ V}$ , $I_{OH} = -24 \text{ mA}$	1.90			
		$V_{DD} = 3 \text{ V}$ , $I_{OH} = -12 \text{ mA}$	2.30			
$V_{OL}$	Low-level output voltage	$V_{DD} = 2.3 \text{ V}$ , $I_{OL} = 8 \text{ mA}$		0.51		V
		$V_{DD} = \text{min to max}$ , $I_{OL} = 1 \text{ mA}$		0.20		
		$V_{DD} = 3 \text{ V}$ , $I_{OL} = 24 \text{ mA}$		0.84		
		$V_{DD} = 3 \text{ V}$ , $I_{OL} = 12 \text{ mA}$		0.60		
$I_{OH}$	High-level output current	$V_{DD} = 3 \text{ V}$ , $V_O = 1 \text{ V}$	-45			mA
		$V_{DD} = 3.3 \text{ V}$ , $V_O = 1.65 \text{ V}$		-55		
$I_{OL}$	Low-level output current	$V_{DD} = 3 \text{ V}$ , $V_O = 2 \text{ V}$	54			mA
		$V_{DD} = 3.3 \text{ V}$ , $V_O = 1.65 \text{ V}$		70		
$I_I$	Input current	$V_I = V_O \text{ or } V_{DD}$		$\pm 5$	$\mu\text{A}$	
$I_{DD}$	Dynamic current, see	$f = 67 \text{ MHz}$ , $V_{DD} = 2.7 \text{ V}$		28		mA
		$f = 67 \text{ MHz}$ , $V_{DD} = 3.6 \text{ V}$		37		
$C_I$	Input capacitance	$V_{DD} = 3.3 \text{ V}$ , $V_I = 0 \text{ V or } V_{DD}$		3	$\text{pF}$	
$C_O$	Output capacitance	$V_{DD} = 3.3 \text{ V}$ , $V_I = 0 \text{ V or } V_{DD}$		3.2	$\text{pF}$	

(1) All typical values are with respect to nominal  $V_{DD}$  and  $T_A = 25^\circ\text{C}$ .

## SWITCHING CHARACTERISTICS

$V_{DD} = 2.5 \text{ V} \pm 10\%$ ,  $C_L = 10 \text{ pF}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Low-to-high propagation delay See Figure 1 and Figure 2	2	2.9	4.5	ns
$t_{PHL}$		2	3	4.5	
$t_{sk(0)}$	Output skew <sup>(2)</sup>		50	150	ps
$t_r$	Output rise slew rate <sup>(3)</sup>		1	2.2	4
$t_f$	Output fall slew rate <sup>(3)</sup>		1	2.2	V/ns

(1) All typical values are with respect to nominal  $V_{DD}$ .

(2) The  $t_{sk(0)}$  specification is only valid for equal loading of all outputs and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ .

(3) This symbol is according to PCI-X terminology.

## SWITCHING CHARACTERISTICS

$V_{DD} = 3.3 \text{ V} \pm 10\%$ ,  $C_L = 10 \text{ pF}$  (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Low-to-high propagation delay See Figure 1 and Figure 2	1.8	2.4	3.8	ns
$t_{PHL}$		1.8	2.5	3.8	
$t_{sk(0)}$	Output skew <sup>(2)</sup>		50	100	ps
$t_{jitter}$	Additive phase jitter from input to output 1Y0	12 kHz to 5 MHz, $f_{out} = 30.72 \text{ MHz}$	63		fs rms
		12 kHz to 20 MHz, $f_{out} = 125 \text{ MHz}$	56		
$t_{sk(pr)}$	Pulse skew	$V_{IH} = V_{DD}$ , $V_{IL} = 0 \text{ V}$	180		ps
$t_{sk(pp)}$	Process skew		0.2		ns
$t_{sk(pp)}$	Part-to-part skew		0.25		ns
$t_{high}$	Clock high time, see Figure 4	66 MHz	6		ns
		140 MHz	2.2		
$t_{low}$	Clock low time, see Figure 4	66 MHz	6		ns
		140 MHz	3		
$t_r$	Output rise slew rate <sup>(3)</sup>		1	2.7	4
$t_f$	Output fall slew rate <sup>(3)</sup>		1	2.7	V/ns

(1) All typical values are with respect to nominal  $V_{DD}$ .


(2) The  $t_{sk(0)}$  specification is only valid for equal loading of all outputs and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ .

(3) This symbol is according to PCI-X terminology.


## PARAMETER MEASUREMENT INFORMATION



**Figure 1. Test Load Circuit**




**Figure 2. Voltage Waveforms Propagation Delay ( $t_{pd}$ ) Measurements**



**Figure 3. Output Skew**

PARAMETER	VALUE	UNIT
$V_{IH(\text{Min})}$	$0.5 V_{DD}$	V
$V_{IL(\text{Max})}$	$0.35 V_{DD}$	V
$V_{\text{test}}$	$0.4 V_{DD}$	V



A. All parameters in Figure 4 are according to PCI-X 1.0 specifications.

**Figure 4. Clock Waveform**

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




Figure 5.

LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT




Figure 6.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCV304TPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	<b>Samples</b>
V62/12618-01XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

18-Apr-2018

### OTHER QUALIFIED VERSIONS OF CDCV304-EP :


- Catalog: [CDCV304](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV304TPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV304TPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0


# PACKAGE OUTLINE

PW0008A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



4221848/A 02/2015

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确规定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司