

低偏移，1 至 5 差分 3.3V 低电压正射极耦合逻辑 (LVPECL) 扇出缓冲器

查询样品: [LMK00725](#)

特性

- 5 个 3.3V 差分 LVPECL 输出
 - 附加抖动: 312.5MHz 时为 43fs RMS (典型值)
 - 噪声基底 ($\geq 1\text{MHz}$ 偏移): 312.5MHz 时为 -158dBc/Hz (典型值)
 - 输出频率: 650MHz (最大值)
 - 输出偏移: 35ps (最大值)
 - 部件间偏移: 100ps (最大值)
 - 传播延迟: 0.37ns (最大值)
- 两个差分输入对 (可由引脚选择)
 - CLKx, nCLK 输入对接受 LVPECL, 低压差分信号 (LVDS), 主机时钟信号电平 (HCSL), 短截线串联端接逻辑 (SSTL), 低压高速收发器逻辑 (LVHSTL) 或单端信号
- 同步时钟启用
- 电源: $3.3\text{V} \pm 5\%$
- 封装: 20 引线薄型小尺寸封装 (TSSOP)
- 工业温度范围: -40°C 至 85°C
- 与 ICS85304-01 引脚兼容, 具有更低附加抖动和更宽温度范围


应用范围

- 无线和有线基础设施
- 网络和数据通信
- 服务器和计算
- 医疗成像
- 便携式测试和测量
- 高端 A/V

说明

LMK00725 是一款低偏移、高性能时钟扇出缓冲器，此缓冲器能够从可接受差分或单端输入的两个输入中的一个分发多达 5 个 3.3V LVPECL 输出。时钟使能输入在内部同步，以便在时钟使能引脚被置为有效或置为无效时消除输出上的欠幅脉冲或毛刺脉冲。低附加抖动和相位噪声，以及可靠输出和部件间偏移特性使得 LMK00725 成为对高性能和可重复性有严格要求的应用的理想选择。

FUNCTIONAL BLOCK DIAGRAM



(1) $R_{PU} = 51\text{ k}\Omega$ pullup, $R_{PD} = 51\text{ k}\Omega$ pulldown

Figure 1.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PINOUT DIAGRAM




Figure 2.

Table 1. PIN DESCRIPTIONS⁽¹⁾⁽²⁾

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION
1, 2	Q0, nQ0	O	LVPECL output pair 0
3, 4	Q1, nQ1	O	LVPECL output pair 1
5, 6	Q2, nQ2	O	LVPECL output pair 2
7, 8	Q3, nQ3	O	LVPECL output pair 3
9, 10	Q4, nQ4	O	LVPECL output pair 4
11, 18, 20	VCC	PWR	Power supply pins
12	CLK_SEL	I, R _{PD}	Clock select input. LVCMOS / TTL compatible. 0 = Select CLK0, nCLK0 1 = Select CLK1, nCLK1
13	CLK0	I, R _{PD}	Non-inverting differential clock input 0.
14	nCLK0	I, R _{PU}	Inverting differential clock input 0.
15	VEE	PWR	Negative supply pin
16	CLK1	I, R _{PD}	Non-inverting differential clock input 1.
17	nCLK1	I, R _{PU}	Inverting differential clock input 1.
19	CLK_EN	I, R _{PU}	Synchronous clock enable input. LVCMOS / TTL compatible. 0 = Qx outputs are forced low, nQx outputs are forced high. 1 = Clock outputs are enabled and follow clock input.

(1) G = Ground, I = Input, O = Output, P = Power, R_{PU} = 51 kΩ pullup, R_{PD} = 51 kΩ pulldown

(2) Please refer to [Recommendations for Unused Input and Output Pins](#), if applicable.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	-0.3		3.6	V
V _{IN}	Input Voltage Range	-0.3		V _{CC} + 0.3	V
T _{STG}	Storage Temperature Range	-65		150	°C
T _J	Junction Temperature			150	°C
ESD	Electrostatic Discharge	Human Body Model (HBM)		2000	V
		Machine Model (MM)		150	
		Charged Device Model (CDM)		750	

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

THERMAL CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

PARAMETER	θ_{JA}	UNIT
Package Thermal Impedance, Junction to Air (0 LFPM)	107.2	°C/W

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	VEE = GND	3.135	3.3	3.465	
I _{OUT}	Output Current				30	mA
T _A	Ambient Temperature		-40		85	°C
T _J	Junction Temperature				125	°C

POWER SUPPLY CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IEE	Power Supply Current through VEE			52	60	mA

LVC MOS / TTL DC CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Input High Voltage		2		V _{CC} + 0.3	V
V _{IL}	Input Low Voltage		VEE – 0.3		0.4	V
I _{IH}	Input High Current	V _{CC} = V _{IN} = 3.465 V				μA
		CLK_EN			5	
		CLK_SEL			150	
I _{IL}	Input Low Current	V _{CC} = 3.465V, V _{IN} = 0 V				μA
		CLK_EN	-150			
		CLK_SEL	-5			
C _{IN}	Input Capacitance			1		pF
R _{IN}	Input Pullup or Pulldown Resistance			51		kΩ

DIFFERENTIAL INPUT DC CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ID}	Differential Input Voltage Swing ($V_{IH}-V_{IL}$) ⁽¹⁾⁽²⁾		0.15		1.3	V
V_{ICM}	Input Common Mode Voltage ⁽¹⁾⁽²⁾⁽³⁾		0.5		$V_{CC} - 0.85$	V
I_{IH}	Input High Current ⁽⁴⁾	$V_{CC} = V_{IN} = 3.465\text{ V}$				μA
		nCLKx			5	
		CLKx			150	
I_{IL}	Input Low Current ⁽⁴⁾	$V_{CC} = 3.465\text{ V}, V_{IN} = 0\text{ V}$				μA
		nCLKx	-150			
		CLKx	-5			

(1) V_{IL} should not be less than -0.3V

(2) See [Figure 22](#)

(3) Input common mode voltage is defined as V_{IH}

(4) For I_{IH} and I_{IL} measurements on CLKx (or nCLKx), care must be taken to comply with V_{ID} and V_{ICM} specifications using the appropriate bias on nCLKx (or CLKx)

LVPECL OUTPUT CHARACTERISTICS

Over recommended operating free-air temperature range (unless otherwise noted), outputs terminated with 50Ω to $V_{CC} - 2\text{V}$. All AC parameters measured at 500 MHz unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	Output High Voltage	DC measurement	$V_{CC} - 1.4$		$V_{CC} - 0.9$	V
V_{OL}	Output Low Voltage	DC measurement	$V_{CC} - 2.0$		$V_{CC} - 1.6$	V
V_{OD}	Output Voltage Swing ($V_{OH}-V_{OL}$)	DC measurement	0.575		0.85	V
f_{OUT}	Output Frequency ⁽¹⁾				650	MHz
t_{PD}	Propagation Delay ⁽¹⁾⁽²⁾	$f \leq 650\text{ MHz}$	0.17	0.25	0.37	ns
$t_{SK(O)}$	Output Skew ⁽¹⁾⁽³⁾⁽⁴⁾				35	ps
$t_{SK(PP)}$	Part-to-Part Skew ⁽¹⁾⁽⁴⁾⁽⁵⁾				100	ps
t_R / t_F	Output Rise/Fall Time ⁽¹⁾	20% to 80%, $f=50\text{ MHz}$		100	200	ps
J_{ADD}	Additive Jitter ⁽⁶⁾	$f = 156.25\text{ MHz}$, Input slew rate $\geq 3\text{ V/ns}$, 10 KHz to 20 MHz integration band		75		fs RMS
		$f = 312.5\text{ MHz}$, Input slew rate $\geq 3\text{ V/ns}$, 10 kHz to 20 MHz integration band		43		

(1) Parameter is specified by characterization. Not tested in production.

(2) Measured from the differential input crossing point to the differential output crossing point.

(3) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at the output differential crossing points.

(4) Parameter is defined in accordance with JEDEC Standard 65.

(5) Calculation for part-to-part skew is the difference between the fastest and slowest t_{PD} across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device. Measured at the output differential crossing points.

(6) Buffer Additive Jitter: $J_{ADD} = \text{SQRT}(J_{SYSTEM} - J_{SOURCE})$, where J_{SYSTEM} is the RMS jitter of the system output (source+buffer) and J_{SOURCE} is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (NF). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to [System-Level Phase Noise and Additive Jitter Measurement](#) for input source and measurement details.

LVPECL OUTPUT CHARACTERISTICS (continued)


Over recommended operating free-air temperature range (unless otherwise noted), outputs terminated with 50Ω to VCC – 2V. All AC parameters measured at 500 MHz unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PN _{FLOOR}	Phase Noise Floor ⁽⁷⁾	f = 156.25 MHz, Input slew rate ≥ 3 V/ns, 10 kHz to 20 MHz integration band				dBc/Hz
		10 kHz offset		-145		
		100 kHz offset		-153		
		1 MHz offset		-158		
		10 MHz offset		-159		
		20 MHz offset		-159		
		f = 312.5 MHz, Input slew rate ≥ 3 V/ns, 10 kHz to 20 MHz integration band				dBc/Hz
		10 kHz offset		-149		
		100 kHz offset		-154		
		1 MHz offset		-156		
		10 MHz offset		-158		
		20 MHz offset		-158		
ODC	Output Duty Cycle ⁽⁸⁾	50% Input Duty Cycle	48	50	52	%
PSRR	Power Supply Ripple Rejection ⁽⁹⁾	f = 100 MHz, VCC ripple = 100 mVp-p @ 1 MHz		-80		dBc


- (7) Buffer Phase Noise Floor: PN_{FLOOR} (dBc/Hz) = 10*log₁₀[10^{^(PN_{TOTAL}/10)} – 10^{^(PN_{SOURCE}/10)}], where PN_{TOTAL} is the phase noise floor of the system output (source+buffer) and PN_{SOURCE} is the phase noise floor of the input source. Buffer Phase Noise Floor should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN_{FLOOR}). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to [System-Level Phase Noise and Additive Jitter Measurement](#) for input source and measurement details.
- (8) Parameter is specified by characterization. Not tested in production.
- (9) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the VCC supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps p-p) = [(2 x 10^(PSRR / 20)) / (π x f_{CLK})] x 1E12.

TYPICAL CHARACTERISTICS


Unless otherwise noted: $T_A = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, Input slew rate $\geq 3\text{ V/ns}$, 10 kHz to 20 MHz integration band




**Figure 3. Output Swing, V_{Op} (V)
vs
Frequency (MHz)**




**Figure 4. Additive Jitter
vs
Input Slew Rate**



**Figure 5. Additive Jitter
vs
Input Slew Rate, $f_{CLK} = 156.25\text{ MHz}$**



**Figure 6. Phase Noise Floor @ 10 MHz offset
vs
Input Slew Rate**



**Figure 7. Phase Noise Floor @ 10 MHz offset
vs
Input Slew Rate, $f_{CLK} = 156.25\text{ MHz}$**

FUNCTIONAL DESCRIPTIONS

CONTROL INPUT FUNCTION

Over operating free-air temperature range (unless otherwise noted)

Table 2.

Inputs			Outputs	
CLK_EN	CLK_SEL	Selected Source	Qx	nQx
0	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH
0	1	CLK1, nCLK1	Disabled; LOW	Disabled; HIGH
1	0	CLK0, nCLK0	Enabled	Enabled
1	1	CLK1, nCLK1	Enabled	Enabled

CLOCK ENABLE TIMING

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 8. In the active mode, the output states are a function of the CLKx, nCLKx inputs as described in [CLOCK INPUT FUNCTION](#).




Figure 8. Clock Enable Timing Diagram

CLOCK INPUT FUNCTION

Over operating free-air temperature range (unless otherwise noted)

Table 3.

Inputs		Outputs		Input to Output Mode	Polarity
CLK0 or CLK1	nCLK0 or nCLK1	Qx	nQx		
0	1	LOW	HIGH	Differential to Differential	Non-inverting
1	0	HIGH	LOW	Differential to Differential	Non-inverting
0	Biased ⁽¹⁾	LOW	HIGH	Single-Ended to Differential	Non-inverting
1	Biased ⁽¹⁾	HIGH	LOW	Single-Ended to Differential	Non-inverting
Biased ⁽¹⁾	0	HIGH	LOW	Single-Ended to Differential	Inverting
Biased ⁽¹⁾	1	LOW	HIGH	Single-Ended to Differential	Inverting

(1) Refer to [Input DC Configuration During Device Test](#)

TEST LOAD CONFIGURATION




Figure 9. Output DC Configuration; Test Load Circuit

INPUT CLOCK INTERFACE CIRCUITS




Figure 10. Single-Ended/LVCMOS Input DC Configuration During Device Test




Figure 11. LVPECL Input Configuration During Device Test




Figure 12. LVPECL Input Configuration During Device Test




Figure 13. HCSL Input Configuration During Device Test




Figure 14. LVDS Input Configuration During Device Test




Figure 15. SSTL Input Configuration During Device Test

OUTPUT CLOCK INTERFACE CIRCUITS




Figure 16. LVPECL Output DC Configuration: Typical Application Load





Figure 17. LVPECL Output DC Configuration: Typical Application Load



(1) R-bias can range from 120 Ω to 240 Ω, but 180 Ω is equivalent to loading outputs with 50 Ω to VCC - 2 V.

Figure 18. LVPECL Output AC Configuration: Typical Application Load

APPLICATION INFORMATION

Application Block Diagram Examples




Figure 19. 10-Gigabit Ethernet PHY Clock Fanout with LVPECL Output AC Configuration




Figure 20. Interfacing LVPECL Outputs to HCSL Receiver Inputs

Input Detail




Figure 21. Clock Input Components

Parameter Measurement Information




Figure 22. Differential Input Level




Figure 23. Output Voltage, and Rise and Fall Times




Figure 24. Differential and Single-Ended Output Skew and Propagation Delay

Recommendations for Unused Input and Output Pins

- **CLK_SEL and CLK_EN:** These inputs have internal pull-up (R_{PU}) or pull-down (R_{PD}) according to [Figure 1](#) and can be left floating if unused. The floating state for CLK_SEL is channel 0 selected, and the default for CLK_EN is normal output.
- **CLK/nCLK inputs:** See [Figure 21](#) for the internal connections. When using single ended input, take note of the internal pull-up and pull-down to make sure the unused input is properly biased. For single ended input, the [Figure 10](#) arrangement is recommended.
- **Outputs:** Unused outputs can be left floating or terminated. If left floating, it is recommended to not attach any traces to the output pins.

Input Slew Rate Considerations

LMK00725 employs high-speed and low-latency circuit topology, allowing the device to achieve ultra-low additive jitter/phase noise and high-frequency operation. To take advantage of these benefits in the system application, it is optimal for the input signal to have a high slew rate of 3 V/ns or greater. Driving the input with a slower slew rate can degrade the additive jitter and noise floor performance. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the “Additive RMS Jitter vs. Input Slew Rate” plots in the [TYPICAL CHARACTERISTICS](#) section. Also, using an input signal with very slow input slew rate, such as less than 0.05 V/ns, has the tendency to cause output switching noise to feed-back to the input stage and cause the output to chatter. This is especially true when driving either input in single-ended fashion with a very slow slew rate, such as a sine-wave input signal.

System-Level Phase Noise and Additive Jitter Measurement

For high-performance devices, limitations of the equipment influence phase-noise measurements. The noise floor of the equipment is often higher than the noise floor of the device. The real noise floor of the device is probably lower. It is important to understand that system-level phase noise measured at the DUT output is influenced by the input source and the measurement equipment.

For [Figure 25](#) and [Figure 26](#) system-level phase noise plots, a Rohde & Schwarz SMA100A low-noise signal generator was cascaded with an Agilent 70429A K95 single-ended to differential converter block with ultra-low phase noise and fast edge slew rate (>3 V/ns) to provide a very low-noise clock input source to the LMK00725. An Agilent E5052 source signal analyzer with ultra-low measurement noise floor was used to measure the phase noise of the input source (SMA100A + 70429A K95) and system output (input source + LMK00725). The input source phase noise is shown by the light yellow trace, and the system output phase noise is shown by the dark yellow trace.

The additive phase noise or noise floor of the buffer (PN_{FLOOR}) can be computed as follows:

$$PN_{FLOOR} \text{ (dBc/Hz)} = 10 \cdot \log_{10}[10^{(PN_{SYSTEM}/10)} - 10^{(PN_{SOURCE}/10)}]$$

where

- PN_{SYSTEM} is the phase noise of the system output (source+buffer)
 - PN_{SOURCE} is the phase noise of the input source
- (1)

The additive jitter of the buffer (J_{ADD}) can be computed as follows:

$$J_{ADD} = \text{SQRT}(J_{SYSTEM}^2 - J_{SOURCE}^2),$$

where

- J_{SYSTEM} is the RMS jitter of the system output (source+buffer), integrated from 10 kHz to 20 MHz
 - J_{SOURCE} is the RMS jitter of the input source, integrated from 10 kHz to 20 MHz
- (2)




Figure 25. 156.25 MHz Input Phase Noise (66 fs rms, Light Yellow) and Output Phase Noise (92.1 fs rms, Dark Yellow). Additive Jitter = 65 fs rms (10 kHz to 20 MHz) @ 4 V/ns Input Slew Rate




Figure 26. 312.5 MHz Input Phase Noise (43 fs rms, Light Yellow) and Output Phase Noise (55.7 fs rms, Dark Yellow). Additive Jitter = 36 fs rms (10 kHz to 20 MHz) @ 6 V/ns Input Slew Rate

Power Considerations

The power dissipation of the LMK00725 consists of the quiescent power and load related power. Here is the expression for the total power which uses the values derived for "Quiescent Power" and "Load Power" further below:

$$P_{\text{Total}} = P_Q (\text{worst case}) + P_L = 208 \text{ mW} + 30.2 \text{ mW} \times (\# \text{ of terminated outputs}) \quad (3)$$

For all 5 outputs terminated:

$$P_{\text{Total}} = 208 \text{ mW} + 27 \text{ mW} \times 5 = 343 \text{ mW} \quad (4)$$

Quiescent Power:

$$P_Q = V_{CC} \times I_{EE} = 3.3\text{V} \times 60 \text{ mA} = 198 \text{ mW} \quad (5)$$

Considering a 5% tolerance on Vcc:

$$P_Q (\text{worst case}) = 198 \text{ mW} \times 1.05 = 208 \text{ mW} \quad (6)$$

Load Power:

Assuming 50% output duty cycle and 50 Ω load from each output (Q and nQ) to Vcc - 2 V (or 1.3 V) and output voltage levels of 1.1 V and 1.8 V below Vcc for V_{OH} and V_{OL} respectively:

$$P_L / \text{output_pair} = P_{\text{high}} + P_{\text{low}} = \{1.1 \text{ V} \times [V_{CC} - 1.1 \text{ V} - (V_{CC} - 2 \text{ V})] / 50\Omega\} + \{1.8 \text{ V} \times [V_{CC} - 1.8 \text{ V} - (V_{CC} - 2 \text{ V})] / 50\Omega\} = 20 \text{ mW} + 7 \text{ mW} = 27 \text{ mW} \quad (7)$$

NOTE

For dimensioning the power supply, consider the total power consumption. The total power consumption is the sum of device power consumption and the power consumption of the load.

Thermal Management

Power consumption of the LMK00725 can be high enough to require attention to thermal management. For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times θ_{JA} should not exceed 125°C.

Assuming the conditions in the [Power Considerations](#) section and operating at an ambient temperature of 70°C with all outputs loaded, here is an estimate of the LMK00725 junction temperature:

$$T_J = T_A + P_{\text{Total}} \times \theta_{JA} = 70^\circ\text{C} + 343 \text{ mW} \times 107.2^\circ\text{C/W} = 70^\circ\text{C} + 37^\circ\text{C} = 107^\circ\text{C} \quad (8)$$

Here are some recommendations for improving heat flow away from the die:

- Use multi-layer boards
- Specify a higher copper thickness for the board
- Increase the number of vias from the top level ground plane under and around the device to internal layers and to the bottom layer with as much copper area flow on each level as possible
- Apply air flow
- Leave unused outputs floating

Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply pins and lay out traces with short loops to minimize inductance. TI recommends adding as many high-frequency bypass capacitors (such as 0.1- μ F, for example) as there are supply pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, thereby preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low DC resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply. It is also imperative to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.




Figure 27. Power-Supply Decoupling

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00725PW	ACTIVE	TSSOP	PW	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMK00725	Samples
LMK00725PWR	ACTIVE	TSSOP	PW	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMK00725	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要 求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated