

LMK00334-Q1 四路输出 PCIe/第 1 代/第 2 代/第 3 代/第 4 代时钟缓冲器和电平转换器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 器件温度等级 2: -40°C 至 105°C 的环境运行温度范围
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C5
 - 器件 MM ESD 分类等级 M2
- 3:1 输入多路复用器
 - 两个通用输入运行频率高达 400MHz，且接受 LVPECL、LVDS、CML、SSTL、HSTL、HCSL 或单端时钟
 - 单个晶振输入可接受 10MHz 至 40MHz 的晶振或单端时钟
- 分为两组，每组具有两路差分输出
 - HCSL 或高阻抗 (Hi-Z) (可选)
 - 100MHz 时 PCIe 第 3 代/第 4 代的附加 RMS 相位抖动：
 - 30fs RMS (典型值)
- 高 PSRR: 156.25MHz 时为 -72dBc
- 通过同步使能输入提供 LVCMOS 输出
- 由引脚控制的配置
- V_{CC}内核电源: 3.3V ± 5%
- 三个独立的 V_{CCO} 输出电源: 3.3V、2.5V ± 5%
- 工业温度范围: -40°C 至 +105°C
- 32 引线 WQFN (5mm × 5mm) 封装

2 应用

- 信息娱乐: 远程信息处理
- 信息娱乐系统控制单元: 音响主机
- ADAS: 自动驾驶控制器

3 说明

LMK00334-Q1 器件是一款 4 路输出 HCSL 扇出缓冲器，旨在用于高频、低抖动时钟、数据分配和电平转换。可从两个通用输入或一个晶振输入中选择输入时钟。所选择的输入时钟被分配到由两个 HCSL 输出和一个 LVCMOS 输出组成的两个组。LVCMOS 输出具有同步使能输入，在使能或禁用后可实现无短脉冲运行。LMK00334-Q1 由一个 3.3V 内核电源和三个独立的 3.3V 或 2.5V 输出电源供电运行。


LMK00334-Q1 具有高性能、多用途和高功效特性，因此堪称替代固定输出缓冲器器件的理想选择，同时还能增加系统中的时序余裕。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
LMK00334-Q1	WQFN (32)	5.00mm × 5.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

LMK00334-Q1 功能框图



目录


1	特性	1	8.4	Device Functional Modes.....	14
2	应用	1	9	Application and Implementation	15
3	说明	1	9.1	Application Information.....	15
4	修订历史记录	2	9.2	Typical Application	15
5	Pin Configuration and Functions	3	10	Power Supply Recommendations	20
6	Specifications	4	10.1	Current Consumption and Power Dissipation Calculations.....	20
6.1	Absolute Maximum Ratings	4	10.2	Power Supply Bypassing	22
6.2	ESD Ratings.....	4	11	Layout	23
6.3	Recommended Operating Conditions.....	5	11.1	Layout Guidelines	23
6.4	Thermal Information	5	11.2	Layout Example	23
6.5	Electrical Characteristics.....	5	11.3	Thermal Management.....	24
6.6	Propagation Delay and Output Skew.....	8	12	器件和文档支持	25
6.7	Typical Characteristics.....	9	12.1	文档支持	25
7	Parameter Measurement Information	11	12.2	接收文档更新通知	25
7.1	Differential Voltage Measurement Terminology.....	11	12.3	社区资源.....	25
8	Detailed Description	12	12.4	商标.....	25
8.1	Overview	12	12.5	静电放电警告.....	25
8.2	Functional Block Diagram	12	12.6	术语表	25
8.3	Feature Description.....	12	13	机械、封装和可订购信息	25

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2018 年 4 月	*	第一版。

5 Pin Configuration and Functions



Pin Functions⁽¹⁾

PIN		I/O	DESCRIPTION
NAME	NO.		
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
CLKin_SEL0	13	I	Clock input selection pins ⁽²⁾
CLKin_SEL1	16	I	Clock input selection pins ⁽²⁾
CLKin0	14	I	Universal clock input 0 (differential/single-ended)
CLKin0*	15	I	Universal clock input 0 (differential/single-ended)
CLKin1	27	I	Universal clock input 1 (differential/single-ended)
CLKin1*	26	I	Universal clock input 1 (differential/single-ended)
CLKout_EN	9	I	Bank A and Bank B low active output buffer enable. ⁽²⁾
CLKoutA0	3	O	Differential clock output A0.
CLKoutA0*	4	O	Differential clock output A0.
CLKoutA1	6	O	Differential clock output A1.
CLKoutA1*	7	O	Differential clock output A1.
CLKoutB1	19	O	Differential clock output B1.
CLKoutB1*	18	O	Differential clock output B1.
CLKoutB0	22	O	Differential clock output B0.
CLKoutB0*	21	O	Differential clock output B0.
GND	1, 8 17, 24	GND	Ground
NC	25	—	Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in the Absolute Maximum Ratings .

(1) Any unused output pins should be left floating with minimum copper length (see note in [Clock Outputs](#)), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See [Clock Outputs](#) for output configuration and [Termination and Use of Clock Drivers](#) for output interface and termination techniques.

(2) CMOS control input with internal pulldown resistor.

Pin Functions⁽¹⁾ (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
OSCIn	11	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
OSCOut	12	O	Output for crystal. Leave OSCOut floating if OSCIn is driven by a single-ended clock.
REFOut	29	O	LVC MOS reference output. Enable output by pulling REFOut_EN pin high.
REFOut_EN	31	I	REFOut enable input. Enable signal is internally synchronized to selected clock input. ⁽²⁾
V _{CC}	10, 28, 32	PWR	Power supply for Core and Input Buffer blocks. The V _{CC} supply operates from 3.3 V. Bypass with a 0.1-μF, low-ESR capacitor placed very close to each V _{CC} pin.
V _{CCOA}	2, 5	PWR	Power supply for Bank A Output buffers. V _{CCOA} operates from 3.3 V or 2.5 V. The V _{CCOA} pins are internally tied together. Bypass with a 0.1-μF, low-ESR capacitor placed very close to each V _{CCO} pin. ⁽³⁾
V _{CCOB}	20, 23	PWR	Power supply for Bank B Output buffers. V _{CCOB} operates from 3.3 V or 2.5 V. The V _{CCOB} pins are internally tied together. Bypass with a 0.1-μF, low-ESR capacitor placed very close to each V _{CCO} pin. ⁽³⁾
V _{CCOC}	30	PWR	Power supply for REFOut buffer. V _{CCOC} operates from 3.3 V or 2.5 V. Bypass with a 0.1-μF, low-ESR capacitor placed very close to each V _{CCO} pin. ⁽³⁾

- (3) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
V _{CC} , V _{CCO}	Supply voltages	−0.3	3.6	V
V _{IN}	Input voltage	−0.3	(V _{CC} + 0.3)	V
T _L	Lead temperature (solder 4 s)		260	°C
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	
		Machine model (MM)	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
T _A	Ambient temperature	–40	25	105	°C
T _J	Junction temperature			125	°C
V _{CC}	Core supply voltage	3.15	3.3	3.45	V
V _{CCO}	Output supply voltage ⁽¹⁾⁽²⁾	3.3-V range	3.3	3.3 + 5%	V
		2.5-V range	2.5	2.5 + 5%	

(1) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

(2) V_{CCO} for any output bank should be less than or equal to V_{CC} (V_{CCO} ≤ V_{CC}).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMK00334-Q1 ⁽²⁾	UNIT
		RTV (WQFN)	
		32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	38.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	7.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	12	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	11.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

(2) Specification assumes 5 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. TI recommends using the maximum number of vias in the board layout.

6.5 Electrical Characteristics

Unless otherwise specified: V_{CC} = 3.3 V ± 5%, V_{CCO} = 3.3 V ± 5%, 2.5 V ± 5%, –40°C ≤ T_A ≤ 105°C, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent the most likely parametric norms at V_{CC} = 3.3 V, V_{CCO} = 3.3 V, T_A = 25°C, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION⁽²⁾					
ICC_CORE	Core supply current, all outputs disabled	CLKinX selected	8.5	10.5	mA
		OSCin selected	10	13.5	
ICC_HCSL			50	58.5	mA
ICC_CMOS			3.5	5.5	mA
ICCO_HCSL	Additive output supply current, HCSL banks enabled	Includes output bank bias and load currents for both banks, R _T = 50 Ω on all outputs	65	81.5	mA
ICCO_CMOS	Additive output supply current, LVCMOS output enabled	200 MHz, C _L = 5 pF	V _{CCO} = 3.3 V ± 5%	9	mA
			V _{CCO} = 2.5V ± 5%	7	mA

(1) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

(2) See [Power Supply Recommendations](#) and [Thermal Management](#) for more information on current consumption and power dissipation calculations.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$, CLKIn driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER SUPPLY RIPPLE REJECTION (PSRR)							
PSRR _{HCSL}	Ripple-induced phase spur level ⁽³⁾ Differential HCSL Output	156.25 MHz		−72			dBc
		312.5 MHz		−63			
CMOS CONTROL INPUTS (CLKin_SELn, CLKout_TYPEn, REFout_EN)							
V _{IH}	High-level input voltage			1.6		V _{CC}	V
V _{IL}	Low-level input voltage			GND		0.4	V
I _{IH}	High-level input current	V _{IH} = V _{CC} , internal pulldown resistor				50	μA
I _{IL}	Low-level input current	V _{IL} = 0 V, internal pulldown resistor		−5	0.1		μA
CLOCK INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*)							
f _{CLKin}	Input frequency range ⁽⁴⁾	Functional up to 400 MHz Output frequency range and timing specified per output type (refer to LVCMOS output specifications)		DC		400	MHz
V _{IHD}	Differential input high voltage	CLKin driven differentially				V _{CC}	V
V _{ILD}	Differential input low voltage			GND			V
V _{ID}	Differential input voltage swing ⁽⁵⁾			0.15		1.3	V
V _{CMD}	Differential input CMD common-mode voltage	V _{ID} = 150 mV		0.25		V _{CC} − 1.2	V
		V _{ID} = 350 mV		0.25		V _{CC} − 1.1	
		V _{ID} = 800 mV		0.25		V _{CC} − 0.9	
V _{IH}	Single-ended input high voltage	CLKinX driven single-ended (AC- or DC-coupled), CLKinX* AC-coupled to GND or externally biased within V _{CM} range				V _{CC}	V
V _{IL}	Single-ended input low voltage			GND			V
V _{I_SE}	Single-ended input voltage swing ⁽⁴⁾			0.3		2	V _{pp}
V _{CM}	Single-ended input CM common-mode voltage			0.25		V _{CC} − 1.2	V
ISO _{MUX}	Mux isolation, CLKin0 to CLKin1	f _{OFFSET} > 50 kHz, P _{CLKinX} = 0 dBm	f _{CLKin0} = 100 MHz	−84			dBc
			f _{CLKin0} = 200 MHz	−82			
			f _{CLKin0} = 500 MHz	−71			
			f _{CLKin0} = 1000 MHz	−65			
CRYSTAL INTERFACE (OSCin, OSCout)							
F _{CLK}	External clock frequency range ⁽⁴⁾	OSCin driven single-ended, OSCout floating				250	MHz
F _{XTAL}	Crystal frequency range	Fundamental mode crystal ESR ≤ 200 Ω (10 to 30 MHz) ESR ≤ 125 Ω (30 to 40 MHz) ⁽⁶⁾		10		40	MHz
C _{IN}	OSCin input capacitance				1		pF

(3) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the V_{CCO} supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = $[(2 \times 10^{(PSRR / 20)}) / (\pi \times f_{CLK})] \times 1E12$

(4) Specification is ensured by characterization and is not tested in production.

(5) See [Differential Voltage Measurement Terminology](#) for definition of V_{ID} and V_{OD} voltages.

(6) The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to [Crystal Interface](#) for crystal drive level considerations.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$, CLKIn driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
HCSL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)							
f _{CLKout}	Output frequency range ⁽⁴⁾	R _L = 50 Ω to GND, C _L ≤ 5 pF		DC		400	MHz
Jitter _{ADD_PClE}	Additive RMS phase jitter for PCIe 4.0	PCle Gen 4, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, slew rate ≥ 1.8 V/ns	0.03			ps
Jitter _{ADD_PClE}	Additive RMS phase jitter for PCIe 3.0	PCle Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, slew rate ≥ 0.6 V/ns	0.03			ps
Jitter _{ADD}	Additive RMS jitter integration bandwidth 12 MHz to 20 MHz ⁽⁷⁾	V _{CCO} = 3.3 V, R _T = 50 Ω to GND	CLKin: 100 MHz, slew rate ≥ 3 V/ns	77			fs
Noise Floor	Noise floor f _{OFFSET} ≥ 10 MHz ⁽⁸⁾⁽⁹⁾	V _{CCO} = 3.3 V, R _T = 50 Ω to GND	CLKin: 100 MHz, slew rate ≥ 3 V/ns	–161.3			dBc/Hz
DUTY	Duty cycle ⁽⁴⁾	50% input clock duty cycle		45%		55%	
V _{OH}	Output high voltage	T _A = 25°C, DC measurement, R _T = 50 Ω to GND		520	810	920	mV
V _{OL}	Output low voltage			–150	0.5	150	mV
V _{CROSS}	Absolute crossing voltage ⁽¹⁰⁾	R _L = 50 Ω to GND, C _L ≤ 5 pF		350			mV
t _R	Output rise time 20% to 80% ⁽¹⁰⁾⁽¹¹⁾	250 MHz, uniform transmission line up to 10 in. with 50-Ω characteristic impedance, R _L = 50 Ω to GND, C _L ≤ 5 pF		225		400	ps
t _F	Output fall time 80% to 20% ⁽¹⁰⁾⁽¹¹⁾			225		400	ps
LVCMOS OUTPUT (REFout)							
f _{CLKout}	Output frequency range ⁽⁴⁾	C _L ≤ 5 pF		DC		250	MHz
Jitter _{ADD}	Additive RMS jitter integration bandwidth 1 MHz to 20 MHz ⁽⁷⁾	V _{CCO} = 3.3 V, C _L ≤ 5 pF	100 MHz, input slew rate ≥ 3 V/ns	95			fs
Noise Floor	Noise floor f _{OFFSET} ≥ 10 MHz ^{(8) (9)}	V _{CCO} = 3.3 V, C _L ≤ 5 pF	100 MHz, input slew rate ≥ 3 V/ns	–159.3			dBc/Hz
DUTY	Duty cycle ⁽⁴⁾	50% input clock duty cycle		45%		55%	
V _{OH}	Output high voltage	1-mA load		V _{CCO} – 0.1			V
V _{OL}	Output low voltage			0.1			V
I _{OH}	Output high current (source)	V _O = V _{CCO} / 2	V _{CCO} = 3.3 V	28			mA
			V _{CCO} = 2.5 V	20			
			V _{CCO} = 3.3 V	28			mA
I _{OL}	Output low current (sink)		V _{CCO} = 2.5 V	20			
t _R	Output rise time 20% to 80% ⁽¹⁰⁾	250 MHz, uniform transmission line up to 10 in. with 50-Ω characteristic impedance, R _L = 50 Ω to GND, C _L ≤ 5 pF		225			ps
t _F	Output fall time 80% to 20% ⁽¹²⁾			225			ps

- (7) For the 100-MHz and 156.25-MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: $J_{\text{ADD}} = \text{SQRT}(J_{\text{OUT}}^2 - J_{\text{SOURCE}}^2)$, where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKIn. For the 625-MHz clock input condition, Additive RMS Jitter is approximated using Method #2: $J_{\text{ADD}} = \text{SQRT}(2 \times 10^{\text{dBc}/10}) / (2 \times \pi \times f_{\text{CLK}})$, where dBc is the phase noise power of the Output Noise Floor integrated from 12-kHz to 20-MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + $10 \times \log_{10}(20\text{ MHz} - 12\text{ kHz})$.
- (8) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is $\geq 10\text{ MHz}$, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (9) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common-mode noise rejection. However, TI recommends using the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (10) AC timing parameters for HCSL or LVC MOS are dependent on output capacitive loading.
- (11) Parameter is specified by design, not tested in production.
- (12) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$, CLKIn driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{EN}	Output enable time ⁽¹²⁾	$C_L \leq 5\text{ pF}$		3		cycles
t_{DIS}	Output disable time ⁽¹²⁾			3		cycles

6.6 Propagation Delay and Output Skew

				MIN	TYP	MAX	UNIT
t_{PD_HCSL}	Propagation delay CLKIn-to-HCSL ⁽¹⁾	$R_T = 50\ \Omega$ to GND, $C_L \leq 5\text{ pF}$			590		ps
t_{PD_CMOS}	Propagation delay CLKIn-to-LVCMOS ⁽¹⁾	$C_L \leq 5\text{ pF}$	$V_{CCO} = 3.3\text{ V}$		1475		ps
			$V_{CCO} = 2.5\text{ V}$		1550		
$t_{SK(O)}$	Output skew ⁽²⁾⁽³⁾	Skew specified between any two CLKouts. Load conditions are the same as propagation delay specifications.			30		ps
$t_{SK(PP)}$	Part-to-part output skew ⁽¹⁾⁽⁴⁾				80		ps

(1) AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.

(2) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

(3) AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.

(4) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

6.7 Typical Characteristics

Unless otherwise specified: $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, CLKIn driven differentially, input slew rate $\geq 3\text{ V/ns}$.




Figure 1. HCSL Output Swing at 250 MHz




Figure 2. LVCMOS Output Swing at 250 MHz




Figure 3. Noise Floor vs. CLKIn Slew Rate at 100 MHz




Figure 4. Noise Floor vs. CLKIn Slew Rate at 156.25 MHz




Figure 5. RMS Jitter vs. CLKIn Slew Rate at 100 MHz




Figure 6. RMS Jitter vs. CLKIn Slew Rate at 156.25 MHz

Typical Characteristics (continued)




Figure 7. PSRR vs. Ripple Frequency at 156.25 MHz




Figure 8. PSRR vs. Ripple Frequency at 312.5 MHz




Figure 9. Propagation Delay vs. Temperature




Figure 10. Crystal Power Dissipation vs. R_{LIM}




Figure 11. HCSL Phase Noise at 100 MHz

7 Parameter Measurement Information

7.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions, causing confusion when reading data sheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and noninverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the noninverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 12 illustrates the two different definitions side-by-side for inputs and Figure 13 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition shows the DC levels, V_{IH} and V_{OL} (or V_{OH} and V_{OL}), that the noninverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the noninverting signal voltage potential is now increasing and decreasing above and below the noninverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




Figure 12. Two Different Definitions for Differential Input Signals




Figure 13. Two Different Definitions for Differential Output Signals


Refer to [Common Data Transmission Parameters and their Definitions](#) (SNLA036) for more information.

8 Detailed Description

8.1 Overview

The LMK00334-Q1 is a 4-output HCSL clock fanout buffer with low additive jitter that can operate up to 400 MHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of two HCSL outputs, one LVCMOS output, and three independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 32-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Crystal Power Dissipation vs. R_{LIM}

For Figure 10, the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: $J_{ADD} = \text{SQRT}(J_{OUT}^2 - J_{SOURCE}^2)$.
- 20-MHz crystal characteristics: Abracon ABL series, AT cut, $C_L = 18$ pF, $C_0 = 4.4$ pF measured (7 pF maximum), ESR = 8.5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 μ W typical).
- 40-MHz crystal characteristics: Abracon ABLS2 series, AT cut, $C_L = 18$ pF, $C_0 = 5$ pF measured (7 pF maximum), ESR = 5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 μ W typical).

Feature Description (continued)

8.3.2 Clock Inputs

The input clock can be selected from CLKIn0/CLKIn0*, CLKIn1/CLKIn1*, or OSCIn. Clock input selection is controlled using the CLKIn_SEL[1:0] inputs as shown in [Table 1](#). Refer to [Driving the Clock Inputs](#) for clock input requirements. When CLKIn0 or CLKIn1 is selected, the crystal circuit is powered down. When OSCIn is selected, the crystal oscillator circuit will start up and its clock will be distributed to all outputs. Refer to [Crystal Interface](#) for more information. Alternatively, OSCIn may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

Table 1. Input Selection

CLKIn_SEL1	CLKIn_SEL0	SELECTED INPUT
0	0	CLKIn0, CLKIn0*
0	1	CLKIn1, CLKIn1*
1	X	OSCIn

[Table 2](#) shows the output logic state vs. input state when either CLKIn0/CLKIn0* or CLKIn1/CLKIn1* is selected. When OSCIn is selected, the output state will be an inverted copy of the OSCIn input state.

Table 2. CLKIn Input vs. Output States

STATE OF SELECTED CLKIn	STATE OF ENABLED OUTPUTS
CLKInX and CLKInX* inputs floating	Logic low
CLKInX and CLKInX* inputs shorted together	Logic low
CLKIn logic low	Logic low
CLKIn logic high	Logic high

8.3.3 Clock Outputs

The HCSL output buffer for both Bank A and B outputs are can be disabled to Hi-Z using the $\overline{\text{CLKout_EN}}$ [1:0] as shown in [Table 3](#). For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If all differential outputs are not used, TI recommends disabling (Hi-Z) the banks to reduce power. Refer to [Termination and Use of Clock Drivers](#) for more information on output interface and termination techniques.

NOTE

For best soldering practices, the minimum trace length for any unused pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

Table 3. Differential Output Buffer Type Selection

$\overline{\text{CLKout_EN}}$	CLKoutX BUFFER TYPE (BANK A AND B)
0	HCSL
1	Disabled (Hi-Z)

8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the V_{CCO} voltage. REFout can be enabled or disabled using the enable input pin, REFout_EN, as shown in [Table 4](#).

Table 4. Reference Output Enable

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within three cycles (t_{EN}) of the input clock after REFout_EN is toggled high. REFout will be disabled within three cycles (t_{DIS}) of the input clock after REFout_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1-k Ω load to ground, then the output will be pulled to low when disabled.

8.4 Device Functional Modes

8.4.1 V_{CC} and V_{CCO} Power Supplies

The LMK00334-Q1 has separate 3.3-V core supplies (V_{CC}) and three independent 3.3-V or 2.5-V output power supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5-V receiver devices. The output levels for HCSL are relatively constant over the specified V_{CCO} range. Refer to [Power Supply Recommendations](#) for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

NOTE

Take care to ensure the V_{CCO} voltages do not exceed the V_{CC} voltage to prevent turning-on the internal ESD protection circuitry.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A common automotive PCIe application, such as ADAS (Advanced Driver Assistance Systems), requires several clocks and timing sources to drive the building blocks of the system. In a common ADAS system, the clock is distributed to an SoC, PCIe Switch, WiFi Controller, and Gigabit Ethernet to transmit high-speed video data from the IP-Based Cameras on the vehicle. The LMK00334-Q1 provides an automotive qualified solution that saves cost and space. When transmitting high-speed video data, the additive jitter of the buffer clock may noticeably impact performance. In order to optimize signal speed and cable length, system designs must account for this additive jitter. The LMK00334-Q1 is an ultra-low-jitter PCIe clock buffer suitable for current and future automotive PCIe applications.

9.2 Typical Application




Figure 14. Example Automotive Application

Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Driving the Clock Inputs

The LMK00334-Q1 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept DC-coupled, 3.3-V or 2.5-V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in [Electrical Characteristics](#). The device can accept a wide range of signals due to its wide input common-mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V_{CM} range. Refer to [Termination and Use of Clock Drivers](#) for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode rejection. Refer to the *Noise Floor vs. CLKin Slew Rate* and *RMS Jitter vs. CLKin Slew Rate* plots in [Typical Characteristics](#).

While TI recommends driving the CLKin/CLKin* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the single-ended input specifications for CLKin pins listed in the [Electrical Characteristics](#). For large single-ended input signals, such as 3.3-V or 2.5-V LVCMOS, a 50- Ω load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in [Figure 15](#). The output impedance of the LVCMOS driver plus R_S should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




Figure 15. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC-coupled to CLKinX as shown in [Figure 16](#). A 50- Ω load resistor should be placed near the CLKin input for signal attenuation and line termination. Because half of the single-ended swing of the driver ($V_{O,PP} / 2$) drives CLKinX, CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing ($(V_{O,PP} / 2) \times 0.5$). The external bias voltage should be within the specified input common voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (R_{B1} and R_{B2}) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 16. Single-Ended LVCMOS Input, DC Coupling With Common-Mode Biasing

Typical Application (continued)

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 17. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends using either universal input (CLKinX) because it offers higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 17. Driving OSCin With a Single-Ended Input

9.2.1.2 Crystal Interface

The LMK00334-Q1 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 18.




Figure 18. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 to 20 pF. While C_L is specified for the crystal, the OSCin input capacitance ($C_{IN} = 1$ pF typical) of the device and PCB stray capacitance (C_{STRAY} is approximately around 1 to 3 pF) can affect the discrete load capacitor values, C_1 and C_2 .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 \times C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY} \quad (1)$$

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

$$C_L = C_1^2 / (2 \times C_1) + C_{IN} + C_{STRAY} \quad (2)$$

Finally, solve for C_1 :

$$C_1 = (C_L - C_{IN} - C_{STRAY}) \times 2 \quad (3)$$

Typical Application (continued)

[Electrical Characteristics](#) provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer must ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL} , can be computed by:

$$P_{XTAL} = I_{RMS}^2 \times R_{ESR} \times (1 + C_0/C_L)^2$$

where

- I_{RMS} is the RMS current through the crystal.
 - R_{ESR} is the maximum equivalent series resistance specified for the crystal
 - C_L is the load capacitance specified for the crystal
 - C_0 is the minimum shunt capacitance specified for the crystal
- (4)

I_{RMS} can be measured using a current probe (Tektronix CT-6 or equivalent, for example) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in [Figure 18](#), an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

9.2.2 Detailed Design Procedure

9.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers, keep these guidelines in mind for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
 - HCSL drivers are switched current outputs and require a DC path to ground through 50- Ω termination.
- Receivers should be presented with a signal biased to their specified DC bias level (common-mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

9.2.2.2 Termination for DC-Coupled Differential Operation

For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in [Figure 19](#). Series resistors, R_s , may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50- Ω termination resistors.




Figure 19. HCSL Operation, DC Coupling

Typical Application (continued)

9.2.2.3 Termination for AC-Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Because AC-coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

9.2.3 Application Curve




Figure 20. HCSL Phase Noise at 100 MHz

10 Power Supply Recommendations

10.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in [Electrical Characteristics](#) can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V_{CC} core supply current (I_{CC_TOTAL}) can be calculated using [Equation 5](#):

$$I_{CC_TOTAL} = I_{CC_CORE} + I_{CC_BANKS} + I_{CC_CMOS}$$

where

- I_{CC_CORE} is the V_{CC} current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I_{CC_HCSL} is the V_{CC} current for Banks A and B
- I_{CC_CMOS} is the V_{CC} current for the LVCMOS output (or 0 mA if REFout is disabled).

(5)

Because the output supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) can be powered from three independent voltages, the respective output supply currents ($I_{CCO_BANK_A}$, $I_{CCO_BANK_B}$, and I_{CCO_CMOS}) should be calculated separately.

I_{CCO_BANK} for either Bank A or B may be taken as 50% of the corresponding output supply current specified for two banks (I_{CCO_HCSL}) **provided the output loading matches the specified conditions**. Otherwise, I_{CCO_BANK} should be calculated per bank as shown in [Equation 6](#):

$$I_{CCO_BANK} = I_{BANK_BIAS} + (N \times I_{OUT_LOAD})$$

where

- I_{BANK_BIAS} is the output bank bias current (fixed value).
- I_{OUT_LOAD} is the DC load current per loaded output pair.
- N is the number of loaded output pairs (N = 0 to 2).

(6)

[Table 5](#) shows the typical I_{BANK_BIAS} values and I_{OUT_LOAD} expressions for HCSL.

Table 5. Typical Output Bank Bias and Load Currents

CURRENT PARAMETER	HCSL
I_{BANK_BIAS}	2.4 mA
I_{OUT_LOAD}	V_{OH}/R_T

Once the current consumption is known for each supply, the total power dissipation (P_{TOTAL}) can be calculated by [Equation 7](#):

$$P_{TOTAL} = (V_{CC} \times I_{CC_TOTAL}) + (V_{CCOA} \times I_{CCO_BANK}) + (V_{CCOB} \times I_{CCO_BANK}) + (V_{CCOC} \times I_{CCO_CMOS})$$

(7)

If the device is configured with HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P_{RT_HCSL}). The external power dissipation values can be calculated by [Equation 8](#):

$$P_{RT_HCSL} \text{ (per HCSL pair)} = V_{OH}^2 / R_T$$

(8)

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as shown in [Equation 9](#):

$$P_{DEVICE} = P_{TOTAL} - N \times P_{RT_HCSL}$$

where

- N is the number of HCSL output pairs with termination resistors to GND.

(9)

10.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in [Electrical Characteristics](#) are used:

- Max $V_{CC} = V_{CCO} = 3.465$ V. Max I_{CC} and I_{CCO} values.
- CLKIn0/CLKIn0* input is selected.
- Banks A and B are enabled, and all outputs are terminated with $50\ \Omega$ to GND.
- REFout is enabled with 5-pF load.
- $T_A = 105^\circ\text{C}$

Using the power calculations from the previous section and *maximum* supply current specifications, the user can compute P_{TOTAL} and P_{DEVICE} .

- From [Equation 5](#): $I_{CC_TOTAL} = 10.5\text{ mA} + 58.5\text{ mA} + 5.5\text{ mA} = 74.5\text{ mA}$
- From I_{CCO_HCSL} max spec: $I_{CCO_BANK} = 50\%$ of $I_{CCO_HCSL} = 40.75\text{ mA}$
- From [Equation 7](#): $P_{TOTAL} = (3.465\text{ V} \times 74.5\text{ mA}) + (3.465\text{ V} \times 40.75\text{ mA}) + (3.465\text{ V} \times 40.75\text{ mA}) + (3.465\text{ V} \times 10\text{ mA}) = 575.2\text{ mW}$
- From [Equation 8](#): $P_{RT_HCSL} = (0.92\text{ V})^2 / 50\ \Omega = 16.9\text{ mW}$ (per output pair)
- From [Equation 9](#): $P_{DEVICE} = 575.2\text{ mW} - (4 \times 16.9\text{ mW}) = 510.4\text{ mW}$

In this worst-case example, the IC device will dissipate about 510.4 mW or 88.7% of the total power (575.2 mW), while the remaining 11.3% will be dissipated in the termination resistors (64.8 mW for 4 pairs). Based on $R_{\theta JA}$ of 38.1°C/W , the estimate die junction temperature would be about 19.4°C above ambient, or 104.4°C when $T_A = 85^\circ\text{C}$.

10.2 Power Supply Bypassing

The V_{CC} and V_{CCO} power supplies should have a high-frequency bypass capacitor, such as 0.1 μF or 0.01 μF , placed very close to each supply pin. 1- μF to 10- μF decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

10.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00334-Q1, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00334-Q1, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the V_{CCO} supply. The PSRR test setup is shown in Figure 21.




Figure 21. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the V_{CCO} supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the V_{CCO} pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on $V_{CCO} = 2.5\text{ V}$
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$\text{DJ (ps pk-pk)} = [(2 \times 10^{(\text{PSRR} / 20)}) / (\pi \times f_{\text{CLK}})] \times 10^{12} \quad (10)$$

The *PSRR vs. Ripple Frequency* plots in [Typical Characteristics](#) show the ripple-induced phase spur levels at 156.25 MHz and 312.5 MHz. The LMK00334-Q1 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72 dBc at 156.25 MHz and below -63 dBc at 312.5 MHz. Using [Equation 10](#), these phase spur levels translate to Deterministic Jitter values of 1.02 ps pk-pk at 156.25 MHz and 1.44 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for $V_{CCO} = 3.3\text{ V}$ under the same ripple amplitude and frequency conditions.

11.3 Thermal Management

Power dissipation in the LMK00334-Q1 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times $R_{\theta JA}$ should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed-circuit board. To maximize the removal of heat from the package, a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 23. More information on soldering WQFN packages can be obtained at: <http://www.ti.com/packaging>.




Figure 23. Recommended Land and Via Pattern

To minimize junction temperature, TI recommends building a simple heat sink into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 23 should connect these top and bottom copper layers and to the ground layer. These vias act as *heat pipes* to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

如需相关文档，请参阅以下内容：

- 《焊接的绝对最大额定值》(SNOA549)
- 《通用数据传输参数及其定义》(SNLA036)
- 《如何在 **PCIe** 应用中优化 时钟分配》，位于德州仪器 (TI) E2E 社区论坛上
- 《LMK00338EVM 用户指南》(SNAU155)
- 《半导体和 IC 封装热指标》（文献编号：SPRA953）

12.2 接收文档更新通知

如需接收文档更新通知，请导航至 **Ti.com.cn** 上的器件产品文件夹。单击右上角的 **通知我** 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 **e2e.ti.com** 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — **TI 术语表**。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请参阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00334RTVRQ1	ACTIVE	WQFN	RTV	32	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	K00334Q	Samples
LMK00334RTVTQ1	ACTIVE	WQFN	RTV	32	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	K00334Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4224386/B 04/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4224386/B 04/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 33
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224386/B 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司