

## CDCS504-Q1 时钟缓冲器和时钟乘法器

### 1 特性

- 符合汽车应用 标准
- 具有下列结果的 AEC-Q100 测试指南：
  - 器件温度 2 级：-40°C 至 105°C 的环境运行温度范围
  - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 H2
  - 器件组件充电模式 (CDM) ESD 分类等级 C3B
- 属于易用型时钟发生器器件系列的一部分
- 具有可选输出频率的时钟乘法器
- 可使用一个外部控制引脚来选择 x1 或者 x4 的频率倍乘
- 通过控制引脚进行输出禁用
- 单一 3.3V 器件电源
- 宽温度范围：-40°C 至 105°C
- 节省空间的 8 引脚薄型小外形尺寸 (TSSOP) 封装
- 使用 CDCS504-Q1 并借助 [WEBENCH® 电源设计器](#) 创建定制设计方案

### 2 应用

汽车 应用（需要时钟倍乘）

### 3 说明

CDCS504-Q1 器件是一款带有可选频率倍乘的 LVCMOS 输入时钟缓冲器。

CDCS504-Q1 具有输出使能引脚。

此器件在输入上接受一个 3.3V LVCMOS 信号。

这个输入信号由一个锁相环路 (PLL) 处理，此环路的输出频率或者与输入频率相等或者被乘以因子 4。

这样一来，该器件可生成介于 2MHz 和 108MHz 之间的输出频率。

独立的控制引脚可用于启用或者禁用输出。CDCS504-Q1 器件在 3.3V 环境下工作。


其特征在于运行温度范围介于 -40°C 至 105°C 之间，并采用 8 引脚 TSSOP 封装。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
CDCS504-Q1	TSSOP (8)	3.00mm x 4.40mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

框图



Copyright © 2017, Texas Instruments Incorporated



## 目录


<b>1</b>	特性 .....	<b>1</b>	8.3	Feature Description.....	<b>7</b>
<b>2</b>	应用 .....	<b>1</b>	8.4	Device Functional Modes.....	<b>7</b>
<b>3</b>	说明 .....	<b>1</b>	<b>9</b>	<b>Application and Implementation .....</b>	<b>8</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	9.1	Application Information.....	<b>8</b>
<b>5</b>	<b>Pin Configuration and Functions .....</b>	<b>3</b>	9.2	Typical Application .....	<b>8</b>
<b>6</b>	<b>Specifications.....</b>	<b>3</b>	<b>10</b>	<b>Power Supply Recommendations .....</b>	<b>9</b>
6.1	Absolute Maximum Ratings .....	<b>3</b>	<b>11</b>	<b>Layout.....</b>	<b>9</b>
6.2	ESD Ratings.....	<b>3</b>	11.1	Layout Guidelines .....	<b>9</b>
6.3	Recommended Operating Conditions.....	<b>4</b>	11.2	Layout Example .....	<b>9</b>
6.4	Thermal Information .....	<b>4</b>	<b>12</b>	<b>器件和文档支持 .....</b>	<b>10</b>
6.5	Electrical Characteristics – Device Characteristics...	<b>4</b>	12.1	器件支持 .....	<b>10</b>
6.6	Typical Characteristics .....	<b>5</b>	12.2	接收文档更新通知 .....	<b>10</b>
<b>7</b>	<b>Parameter Measurement Information .....</b>	<b>6</b>	12.3	社区资源 .....	<b>10</b>
7.1	Measurement Circuits .....	<b>6</b>	12.4	商标 .....	<b>10</b>
<b>8</b>	<b>Detailed Description .....</b>	<b>7</b>	12.5	静电放电警告 .....	<b>10</b>
8.1	Overview .....	<b>7</b>	12.6	Glossary .....	<b>10</b>
8.2	Functional Block Diagram .....	<b>7</b>	<b>13</b>	<b>机械、封装和可订购信息 .....</b>	<b>10</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	注释
2017 年 4 月	*	初始发行版。

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
FS	5	I	Frequency multiplication selection, internal pullup
GND	2, 3, 4	Ground	Ground
IN	1	I	LVC MOS clock input
OE	7	I	Output enable, internal pullup
OUT	6	O	LVC MOS clock output
VDD	8	Power	3.3-V power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	-0.5	4.6	V
$V_{IN}$	Input voltage	-0.5	4.6	V
$V_{out}$	Output voltage	-0.5	4.6	V
$I_{IN}$	Input current ( $V_I < 0$ , $V_I > V_{DD}$ )		20	mA
$I_{out}$	Continuous output current		50	mA
$T_J$	Maximum junction temperature		125	°C
$T_{stg}$	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±1500
		Charged-device model (CDM), per AEC Q100-011	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	3		3.6	V
f <sub>IN</sub>	Input frequency	FS = 0		27	MHz
		FS = 1	2	27	
V <sub>IL</sub>	Low-level input voltage LVCMOS			0.3 × V <sub>DD</sub>	V
V <sub>IH</sub>	High-level input voltage LVCMOS	0.7 × V <sub>DD</sub>			V
V <sub>I</sub>	Input voltage threshold LVCMOS		0.5 × V <sub>DD</sub>		V
C <sub>L</sub>	Output load test LVCMOS			15	pF
I <sub>OH</sub> /I <sub>OL</sub>	Output current			±12	mA
T <sub>A</sub>	Operating free-air temperature	-40		105	°C

### 6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

THERMAL METRIC <sup>(2)</sup>		CDCS504-Q1		UNIT	
		PW (TSSOP)			
		8 PINS			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance		179.9	°C/W	
		High K	Thermal Airflow (CFM) 0		149
			Thermal Airflow (CFM) 150		142
			Thermal Airflow (CFM) 250		138
			Thermal Airflow (CFM) 500		132
		Low K	Thermal Airflow (CFM) 0		230
			Thermal Airflow (CFM) 150		185
			Thermal Airflow (CFM) 250		170
Thermal Airflow (CFM) 500	150				
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		64.9	°C/W	
		High K	65		
		Low K	69		
R <sub>θJB</sub>	Junction-to-board thermal resistance		108.7	°C/W	
ψ <sub>JT</sub>	Junction-to-top characterization parameter		9	°C/W	
ψ <sub>JB</sub>	Junction-to-board characterization parameter		107	°C/W	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance		n/a	°C/W	

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

(2) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.5 Electrical Characteristics – Device Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DD</sub>	Device supply current		24		mA
f <sub>OUT</sub>	Output frequency	f <sub>in</sub> = 3.072 MHz; FS = 1			MHz
		FS = 0	2	27	
		FS = 1	8	108	
I <sub>IH</sub>	LVCMOS input current	V <sub>I</sub> = V <sub>DD</sub> ; V <sub>DD</sub> = 3.6 V		10	μA
I <sub>IL</sub>	LVCMOS input current	V <sub>I</sub> = 0 V; V <sub>DD</sub> = 3.6 V		-10	μA
V <sub>OH</sub>	LVCMOS high-level output voltage	I <sub>OH</sub> = -0.1 mA	2.9		V
		I <sub>OH</sub> = -8 mA	2.4		
		I <sub>OH</sub> = -12 mA	2.2		

### Electrical Characteristics – Device Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub> LVC MOS low-level output voltage	I <sub>OL</sub> = 0.1 mA			0.1	V
	I <sub>OL</sub> = 8 mA			0.5	
	I <sub>OL</sub> = 12 mA			0.8	
I <sub>OZ</sub> High-impedance-state output current	OE = Low	-2		2	μA
t <sub>JIT(C-C)</sub> Cycle to cycle jitter <sup>(1)</sup>	f <sub>out</sub> = 11.264 MHz; FS = 1, 10000 Cycles		144		ps
t <sub>r</sub> Rise time <sup>(1)</sup>	20%–80%		0.65		ns
t <sub>f</sub> Fall time <sup>(1)</sup>	20%–80%		0.55		ns
O <sub>dc</sub> Output duty cycle <sup>(2)</sup>		45%		55%	

- (1) Measured with Test Load, see Figure 4.
- (2) Not production tested.

### 6.6 Typical Characteristics





Figure 1. Typical Tr vs Output Frequency, VDD, Temperature in X4 Mode

Figure 2. Typical Tf vs Output Frequency, VDD, Temperature in X4 Mode




V<sub>CC</sub> = 3.3 V, output loaded with test load

Figure 3. I<sub>DD</sub> vs Input Frequency


## 7 Parameter Measurement Information

### 7.1 Measurement Circuits



Copyright © 2017, Texas Instruments Incorporated

**Figure 4. Test Load**



Copyright © 2017, Texas Instruments Incorporated


**Figure 5. Load for 50-Ω Board Environment**

## 8 Detailed Description

### 8.1 Overview

The CDCS504-Q1 is a LVCMOS clock buffer (x1 mode) or quadrupler (x4 mode). It integrates an internal PLL and generates a LVCMOS clock frequency range from 2 MHz to 108 MHz.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 8.3 Feature Description

The CDCS504-Q1 is qualified for automotive applications with AEC-Q100 test, which could support wide temperature range from  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ . The device is easy to use, only need single 3.3-V power supply. The output enable or disable mode, along with frequency multiplication, could be controlled by external controls pins.

### 8.4 Device Functional Modes

When pin 7 OE is in low, the CDCS504-Q1 outputs 3-state. When pin 7 OE is set in high, the device would output clocks, output frequency depends on pin 5 FS status. FS = high enables frequency  $\times 4$  mode. FS = low makes output frequency equal to input frequency. If no input clock is provided, it is recommended to set OE = low in order to avoid random clock pulses from the internal PLL at the outputs.

Table 1. Function Table

OE	FS	$f_{\text{OUT}}/f_{\text{IN}}$	$f_{\text{OUT}}$ at $f_{\text{in}} = 27 \text{ MHz}$
0	x	x	3-state
1	0	1	27 MHz
1	1	4	108 MHz

## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The CDCS504-Q1 is a clock buffer or multiplier for automotive amplifiers and infotainment. It is fit for the TAS6424-Q1, a four-channel, class-D, digital-input audio-amplifier, when the applications are without available MCLK. See [Figure 6](#) for more details.

### 9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

**Figure 6. Clock for Automotive Amplifiers**

#### 9.2.1 Design Requirements

The CDCS504-Q1 is supplied with a single-power 3.3 V. The device supports minimum input frequency to 2 MHz. For maximum input frequency, it is 32 MHz in  $\times 1$  mode, and 27 MHz in  $\times 4$  mode. The input clock is LVCMOS type and should satisfy requirements in the [Recommended Operating Conditions](#).

#### 9.2.2 Detailed Design Procedure

In some applications, the clock input for CDCS504-Q1 is not always presented. In case there is an unexpected clock output without clock input, TI recommends setting OE pin to low. When it gets clock input ready, set OE pin to high to get expected clock output. If the other application presents continuous clock input for CDCS504-Q1, the OE pin could be floated, internal pullup brings output enable, or an external pullup circuits could be used fixedly.

##### 9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the CDCS504-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.


## Typical Application (continued)

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The CDCS504-Q1 requires a 3.3-V supply.

## 11 Layout

### 11.1 Layout Guidelines

The CDCS504-Q1 only has typical 20-mA supply current, so there is no thermal design challenge. A 0.01- $\mu$ F capacitor may be placed close to VDD pin as a bypass capacitor.

### 11.2 Layout Example




Figure 9. Layout Example

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 开发支持

##### 12.1.1.1 使用 **WEBENCH®** 工具定制设计方案

请单击[此处](#)，借助 **WEBENCH®** 电源设计器并使用 **CDCS504-Q1** 器件创建定制设计方案。

1. 在开始阶段键入输出电压 ( $V_{IN}$ )、输出电压 ( $V_{OUT}$ ) 和输出电流 ( $I_{OUT}$ ) 要求。
2. 使用优化器拨盘优化关键设计参数，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

**WEBENCH Power Designer** 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 **WEBENCH** 工具的详细信息，请访问 [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH)。

### 12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击右上角的**提醒我 (Alert me)** 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.6 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCS504TPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	CS504Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PW0008A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或暗示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认为的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2017 德州仪器半导体技术（上海）有限公司