

## DMOS 全桥电机驱动器

查询样品: [DRV8800-Q1](#), [DRV8801-Q1](#)

### 特性

- 适合于汽车应用
- 低导通电阻 [ $R_{ds(ON)}$ ] 输出
- 具有过流保护功能
- 电机引出线短路至电源保护
- 短路至地保护
- 低功耗模式
- 同步整流
- 诊断输出
- 内部欠压闭锁 (UVLO)
- 交叉电流保护
- 采用 **PowerPAD™** 的 16 引脚 **QFN** 封装

### 说明/订购信息

DRV8800-Q1 / DRV8801-Q1 专为通过采用脉宽调制 (PWM) 来控制直流 (dc) 电机而设计, 能够提供高达  $\pm 2.8A$  的峰值输出电流并采用高达 36V 的工作电压。

PHASE 和 ENABLE 输入通过施加外部脉宽调制 (PWM) 和控制信号提供了直流电机速度及方向控制。内部同步整流控制电路在 PWM 操作期间实现了较低的功率耗散。

内部电路保护功能包括电机引出线短路至电源/短路至地、带迟滞的热关断、VBB 和 VCP 的欠压监视以及交叉电流保护。

DRV8800-Q1 / DRV8801-Q1 采用薄型 16 引脚 QFN (RTY) PowerPAD™ 封装, 因而增强了散热效果。这些器件是无铅型 IC。

### 订购信息

| $T_A$         | 封装 <sup>(1)</sup> (2)       | 可订购的器件型号       | 顶端标记     |
|---------------|-----------------------------|----------------|----------|
| -40°C 至 125°C | 塑料 QFN 16 (S-PQFP-16) – RTY | DRV8800QRTYRQ1 | 前瞻性产品    |
|               |                             | DRV8801QRTYRQ1 | DRV8801Q |
|               | TSSOP - PWP                 | DRV8800QPWPRQ1 | 前瞻性产品    |
|               |                             | DRV8801QPWPRQ1 | 前瞻性产品    |

(1) 如需了解最新的封装及订购信息, 请参见本文件结尾处的 “Package Option Addendum (封装选项附录)”, 或登录 TI 的网站 [www.ti.com.cn](http://www.ti.com.cn) 进行查询。


(2) 封装图样、热数据和符号可登录 [www.ti.com/packaging](http://www.ti.com/packaging) 获取。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 2011, Texas Instruments Incorporated  
English Data Sheet: [SLVSAS7](#)



## TERMINAL FUNCTIONS


| TERMINAL |            |            | DESCRIPTION                                                                              |
|----------|------------|------------|------------------------------------------------------------------------------------------|
| NO.      | NAME       |            |                                                                                          |
|          | DRV8800-Q1 | DRV8801-Q1 |                                                                                          |
| 1        | PHASE      | PHASE      | Phase logic input for direction control                                                  |
| 2        | GND        | GND        | Ground                                                                                   |
| 3        | nSLEEP     | nSLEEP     | Sleep logic input                                                                        |
| 4        | ENABLE     | ENABLE     | Enable logic input                                                                       |
| 5        | NC         | MODE 2     | No connect (DRV8800-Q1), Mode 2 logic input (DRV8801-Q1)                                 |
| 6        | OUT+       | OUT+       | DMOS full-bridge output positive                                                         |
| 7        | SENSE      | SENSE      | Sense power return                                                                       |
| 8        | VBB        | VBB        | Load supply voltage                                                                      |
| 9        | OUT-       | OUT-       | DMOS full-bridge output negative                                                         |
| 10       | CP1        | CP1        | Charge-pump capacitor 1                                                                  |
| 11       | CP2        | CP2        | Charge-pump capacitor 2                                                                  |
| 12       | GND        | GND        | Ground                                                                                   |
| 13       | VCP        | VCP        | Reservoir capacitor                                                                      |
| 14       | VREG       | VPROPI     | Regulated voltage (DRV8800-Q1), Winding current proportional voltage output (DRV8801-Q1) |
| 15       | nFAULT     | nFAULT     | Fault open-drain output                                                                  |
| 16       | MODE       | MODE 1     | Mode logic input                                                                         |
|          | PowerPAD   | PowerPAD   | Exposed pad for thermal dissipation connect to GND pins                                  |



### TERMINAL FUNCTIONS


| TERMINAL |            |            | DESCRIPTION                                                                              |
|----------|------------|------------|------------------------------------------------------------------------------------------|
| NO.      | NAME       |            |                                                                                          |
|          | DRV8800-Q1 | DRV8801-Q1 |                                                                                          |
| 1        | nFAULT     | nFAULT     | Fault open-drain output                                                                  |
| 2        | MODE       | MODE 1     | Mode logic input                                                                         |
| 3        | PHASE      | PHASE      | Logic input for direction control                                                        |
| 4        | GND        | GND        | Ground                                                                                   |
| 5        | nSLEEP     | nSLEEP     | Sleep logic input                                                                        |
| 6        | ENABLE     | ENABLE     | Enable logic input                                                                       |
| 7        | OUT+       | OUT+       | DMOS full-bridge output positive                                                         |
| 8        | SENSE      | SENSE      | Sense power return                                                                       |
| 9        | VBB        | VBB        | Load supply voltage                                                                      |
| 10       | OUT-       | OUT-       | DMOS full-bridge output negative                                                         |
| 11       | CP1        | CP1        | Charge-pump capacitor 1                                                                  |
| 12       | CP2        | CP2        | Charge-pump capacitor 2                                                                  |
| 13       | GND        | GND        | Ground                                                                                   |
| 14       | VCP        | VCP        | Reservoir capacitor                                                                      |
| 15       | VREG       | VPROPI     | Regulated voltage (DRV8800-Q1), Winding current proportional voltage output (DRV8801-Q1) |
| 16       | NC         | MODE 2     | No connect (DRV8800-Q1), Mode 2 logic input (DRV8801-Q1)                                 |
|          | PowerPAD   | PowerPAD   | Exposed pad for thermal dissipation connect to GND pins                                  |


## DRV8800-Q1 TYPICAL APPLICATION DIAGRAM



[illegible]

## DRV8800-Q1 FUNCTIONAL BLOCK DIAGRAM





## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                    |                                      | MIN                           | MAX  | UNIT |
|--------------------|--------------------------------------|-------------------------------|------|------|
| V <sub>BB</sub>    | Load supply voltage <sup>(2)</sup>   |                               | 40   | V    |
|                    | Output current                       |                               | 2.8  | A    |
| V <sub>Sense</sub> | Sense voltage                        |                               | ±500 | mV   |
|                    | V <sub>BB</sub> to OUTx              |                               | 36   | V    |
|                    | OUTx to SENSE                        |                               | 36   | V    |
| V <sub>DD</sub>    | Logic input voltage <sup>(2)</sup>   | −0.3                          | 7    | V    |
| ESD rating         | Human-Body Model (HBM)               |                               | ±2   | kV   |
|                    | Machine Model (MM)                   |                               | 150  | V    |
|                    | Charged-Device Model (CDM)           |                               | 750  | V    |
|                    | Continuous total power dissipation   | See Dissipation Ratings Table |      |      |
| T <sub>A</sub>     | Operating free-air temperature range | −40                           | 125  | °C   |
| T <sub>J</sub>     | Maximum junction temperature         |                               | 190  | °C   |
| T <sub>stg</sub>   | Storage temperature range            | −40                           | 125  | °C   |

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

## DISSIPATION RATINGS

| PACKAGE | θ <sub>JA</sub> | T <sub>A</sub> = 25°C<br>POWER RATING | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C |
|---------|-----------------|---------------------------------------|------------------------------------------------|
| RTY     | 41.6            | 3 W                                   | 24 mW/°C                                       |
| PWP     | 32.6            | 3.8 W                                 | 31 mW/°C                                       |

## RECOMMENDED OPERATING CONDITIONS

|                 |                                | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V <sub>IN</sub> | Input voltage, V <sub>BB</sub> | 8   | 32  | 38  | V    |
| T <sub>A</sub>  | Operating free-air temperature | −40 |     | 125 | °C   |



## ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER                   |                                   | TEST CONDITIONS                                                       | MIN | TYP         | MAX  | UNIT             |
|-----------------------------|-----------------------------------|-----------------------------------------------------------------------|-----|-------------|------|------------------|
| IBB                         | Motor supply current              | $f_{PWM} < 50 \text{ kHz}$                                            |     | 6           |      | mA               |
|                             |                                   | Charge pump on, Outputs disabled                                      |     | 3.2         |      |                  |
|                             |                                   | Sleep mode                                                            |     |             | 10   | $\mu\text{A}$    |
| $V_{IH}$                    | PHASE, ENABLE, MODE input voltage |                                                                       | 2   |             | 0.8  | V                |
| $V_{IL}$                    |                                   |                                                                       |     |             |      |                  |
| $V_{IH}$                    | nSLEEP input voltage              |                                                                       | 2.7 |             | 0.8  | V                |
| $V_{IL}$                    |                                   |                                                                       |     |             |      |                  |
| $I_{IH}$                    | PHASE, MODE input current         | $V_{IN} = 2 \text{ V}$                                                |     | <1.0        | 20   | $\mu\text{A}$    |
| $I_{IL}$                    |                                   | $V_{IN} = 0.8 \text{ V}$                                              | –20 | $\leq -2.0$ | 20   |                  |
| $I_{IH}$                    | ENABLE input current              | $V_{IN} = 2 \text{ V}$                                                |     | 40          | 100  | $\mu\text{A}$    |
| $I_{IL}$                    |                                   | $V_{IN} = 0.8 \text{ V}$                                              |     | 16          | 40   |                  |
| $I_{IH}$                    | nSLEEP input current              | $V_{IN} = 2.7 \text{ V}$                                              |     | 27          | 50   | $\mu\text{A}$    |
| $I_{IL}$                    |                                   | $V_{IN} = 0.8 \text{ V}$                                              |     | <1          | 10   |                  |
| $V_{OL}$                    | nFAULT output voltage             | $I_{sink} = 1 \text{ mA}$                                             |     |             | 0.4  | V                |
| VBBNFR                      | VBB nFAULT release                | $8 \text{ V} < V_{BB} < 40 \text{ V}$                                 |     | 12          | 13.8 | V                |
| $V_{IHys}$                  | Input hysteresis, except nSLEEP   |                                                                       | 100 | 500         | 800  | mV               |
| $R_{ds(ON)}$                | Output ON resistance              | Source driver, $I_{OUT} = -2.8 \text{ A}$ , $T_J = 25^\circ\text{C}$  |     | 0.48        |      | $\Omega$         |
|                             |                                   | Source driver, $I_{OUT} = -2.8 \text{ A}$ , $T_J = 125^\circ\text{C}$ |     | 0.74        | 0.85 |                  |
|                             |                                   | Sink driver, $I_{OUT} = 2.8 \text{ A}$ , $T_J = 25^\circ\text{C}$     |     | 0.35        |      |                  |
|                             |                                   | Sink driver, $I_{OUT} = 2.8 \text{ A}$ , $T_J = 125^\circ\text{C}$    |     | 0.52        | 0.7  |                  |
| VTRP                        | RSense/ISense voltage trip        | SENSE connected to ground through some resistance                     |     | 500         |      | mV               |
| $V_f$                       | Body diode forward voltage        | Source diode, $I_f = -2.8 \text{ A}$                                  |     |             | 1.4  | V                |
|                             |                                   | Sink diode, $I_f = 2.8 \text{ A}$                                     |     |             | 1.4  |                  |
| $t_{pd}$                    | Propagation delay time            | PWM, Change to source or sink ON                                      |     | 600         |      | ns               |
|                             |                                   | PWM, Change to source or sink OFF                                     |     | 100         |      |                  |
| $t_{COD}$                   | Crossover delay                   |                                                                       |     | 500         |      | ns               |
| DAGain                      | Differential AMP gain             | Sense = 0.1 V to 0.4 V                                                |     | 5           |      | V/V              |
| <b>Protection Circuitry</b> |                                   |                                                                       |     |             |      |                  |
| VUV                         | UVLO threshold                    | VBB increasing                                                        |     | 6.5         | 7.5  | V                |
| IOCP                        | Overcurrent threshold             |                                                                       | 3   |             |      | A                |
| $t_{OCP}$                   | Overcurrent protection period     |                                                                       |     | 1.2         |      | ms               |
| TJW                         | Thermal warning temperature       | Temperature increasing                                                |     | 160         |      | $^\circ\text{C}$ |
| TJWHys                      | Thermal warning hysteresis        | Recovery = TJW – TJWHys                                               |     | 15          |      | $^\circ\text{C}$ |
| TJTSD                       | Thermal shutdown temperature      | Temperature increasing                                                |     | 175         |      | $^\circ\text{C}$ |
| TJTSDHys                    | Thermal shutdown hysteresis       | Recovery = TJTSD – TJTSDHys                                           |     | 15          |      | $^\circ\text{C}$ |





Figure 1. PWM Control Timing



**Figure 2. Overcurrent Control Timing**

## FUNCTIONAL DESCRIPTION

### Device Operation

The DRV8800-Q1/DRV8801-Q1 is designed to drive one dc motor. The current through the output full-bridge switches and all N-channel DMOS are regulated with a fixed off-time PWM control circuit.

### Logic Inputs

It is recommended to use a high-value pullup resistor when logic inputs are pulled up to  $V_{DD}$ . This resistor limits the current to the input in case an overvoltage event occurs. Logic inputs are nSLEEP, MODE, PHASE, and ENABLE. Voltages higher than 7 V on any logic input can cause damage to the input structure.

### VREG (DRV8800-Q1 Only)

This output represents a measurement of the internal regulator voltage. This pin should be left disconnected. A voltage of approximately 7.5 V can be measured at this pin.

### VPROPI (DRV8801-Q1 Only)

This output offers an analog voltage proportional to the winding current. Voltage at this terminal is five times greater than the motor winding current ( $V_{PROPI} = 5 \times I$ ). VPROPI is meaningful only if there is a resistor connected to the SENSE pin. If SENSE is connected to ground, VPROPI measures 0 V. During slow decay, VPROPI outputs 0 V. VPROPI can output a maximum of 2.5 V, since at 500 mV on SENSE, the H-bridge is disabled.

## Charge Pump

The charge pump is used to generate a supply above VBB to drive the source-side DMOS gates. A 0.1- $\mu$ F ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A 0.1- $\mu$ F ceramic monolithic capacitor, CStorage, should be connected between VCP and VBB to act as a reservoir to run the high-side DMOS devices. The VCP voltage level is internally monitored and, in the case of a fault condition, the outputs of the device are disabled.

## Shutdown

As a measure to protect the device, faults caused by very high junction temperatures or low voltage on VCP disable the outputs of the device until the fault condition is removed. At power on, the UVLO circuit disables the drivers.

## Low-Power Mode

Control input nSLEEP is used to minimize power consumption when the DRV8800-Q1/DRV8801-Q1 is not in use. This disables much of the internal circuitry, including the internal voltage rails and charge pump. nSLEEP is asserted low. A logic high on this input pin results in normal operation. When switching from low to high, the user should allow a 1-ms delay before applying PWM signals. This time is needed for the charge pump to stabilize.

- **MODE 1 (MODE on the DRV8800-Q1)**  
Input MODE 1 is used to toggle between fast-decay mode and slow-decay mode. A logic high puts the device in slow-decay mode.
- **MODE 2 (DRV8801-Q1 only)**  
MODE 2 is used to select which set of drivers (high side versus low side) is used during the slow-decay recirculation. MODE 2 is meaningful only when MODE 1 is asserted high. A logic high on MODE 2 has current recirculation through the high-side drivers. A logic low has current recirculation through the low-side drivers.

## Braking

The braking function is implemented by driving the device in slow-decay mode (MODE 1 pin is high) and deasserting the enable to low. Because it is possible to drive current in both directions through the DMOS switches, this configuration effectively shorts out the motor-generated BEMF as long as the ENABLE chop mode is asserted. The maximum current can be approximated by  $V_{BEMF}/R_L$ . Care should be taken to ensure that the maximum ratings of the device are not exceeded in worse-case braking situations – high-speed and high-inertia loads.

## Diagnostic Output

The nFAULT pin signals a problem with the chip via an open-drain output. A motor fault, undervoltage condition, or  $T_J > 160^\circ\text{C}$  drives the pin active low. This output is not valid when nSLEEP puts the device into minimum power dissipation mode (i.e., nSLEEP is low). nFAULT stays asserted (nFAULT = L) until VBB reaches VBBNFR to give the charge pump headroom to reach its undervoltage threshold. nFAULT is a status-only signal and does not affect any device functionality. The H-bridge portion still operates normally down to  $V_{BB} = 8\text{ V}$  with nFAULT asserted.

## Thermal Shutdown (TSD)

Two die-temperature monitors are integrated on the chip. As die temperature increases toward the maximum, a thermal warning signal is triggered at  $160^\circ\text{C}$ . This fault drives the nFAULT low, but does not disable the operation of the chip. If the die temperature increases further, to approximately  $175^\circ\text{C}$ , the full-bridge outputs are disabled until the internal temperature falls below a hysteresis of  $15^\circ\text{C}$ .

**Control Logic Table<sup>(1)</sup>**

| PINS  |        |        |        |        |      |      | OPERATION                                           |
|-------|--------|--------|--------|--------|------|------|-----------------------------------------------------|
| PHASE | ENABLE | MODE 1 | MODE 2 | nSLEEP | OUT+ | OUT- |                                                     |
| 1     | 1      | X      | X      | 1      | H    | L    | Forward                                             |
| 0     | 1      | X      | X      | 1      | L    | H    | Reverse                                             |
| X     | 0      | 1      | 0      | 1      | L    | L    | Brake (slow decay)                                  |
| 1     | 0      | 0      | 1      | 1      | L    | H    | Fast-decay synchronous rectification <sup>(2)</sup> |
| 0     | 0      | 0      | X      | 1      | H    | L    | Fast-decay synchronous rectification <sup>(2)</sup> |
| X     | X      | X      | X      | 0      | Z    | Z    | Sleep mode                                          |

(1) X = Don't care, Z = high impedance

(2) To prevent reversal of current during fast-decay synchronous rectification, outputs go to the high-impedance state as the current approaches 0 A.

## Overcurrent Protection

The current flowing through the high-side and low-side drivers is monitored to ensure that the motor lead is not shorted to supply or ground. If a short is detected, the full-bridge outputs are turned off, flag nFAULT is driven low, and a 1.2-ms fault timer is started. After this 1.2-ms period,  $t_{OCP}$ , the device is then allowed to follow the input commands and another turnon is attempted (nFAULT becomes high again during this attempt). If there is still a fault condition, the cycle repeats. If after  $t_{OCP}$  expires it is determined the short condition is not present, normal operation resumes and nFAULT is deasserted.

## APPLICATION INFORMATION


### Power Dissipation


First-order approximation of power dissipation in the DRV8800-Q1/DRV8801-Q1 can be calculated by examining the power dissipation in the full-bridge during each of the operation modes. DRV8800-Q1/DRV8801-Q1 utilize synchronous rectification. During the decay cycle, the body diode is shorted by the low- $R_{DS(ON)}$  driver, which in turn reduces power dissipation in the full-bridge. In order to prevent shoot through (high-side and low-side drivers on the same side are ON at the same time), DRV8800-Q1/DRV8801-Q1 implement a 500-ns typical crossover delay time. During this period, the body diode in the decay current path conducts the current until the DMOS driver turns on. High current and high ambient temperature applications should take this into consideration. In addition, motor parameters and switching losses can add power dissipation that could affect critical applications.

### Drive Current

This current path is through the high-side sourcing DMOS driver, motor winding, and low-side sinking DMOS driver. Power dissipation  $I^2R$  losses in one source and one sink DMOS driver, as shown in Equation 1.

$$P_D = I^2 (R_{DS(on)Source} + R_{DS(on)Sink}) \quad (1)$$





**Figure 3. Current Path**

### Fast Decay With Synchronous Rectification

This decay mode is equivalent to a phase change where the opposite drivers are switched on. When in fast decay, the motor current is not allowed to go negative (direction change). Instead, as the current approaches zero, the drivers turn off. The power calculation is the same as the drive current calculation (see Equation 1).

## Slow-Decay SR (Brake Mode)

In slow-decay mode, both low-side sinking drivers turn on, allowing the current to circulate through the H-bridge's low side (two sink drivers) and the load. Power dissipation  $I^2R$  losses in the two sink DMOS drivers:

$$P_D = I^2 (2 \times R_{DS(on)Sink}) \quad (2)$$

## SENSE

A low-value resistor can be placed between the SENSE pin and ground for current-sensing purposes. To minimize ground-trace IR drops in sensing the output current level, the current-sensing resistor should have an independent ground return to the star ground point. This trace should be as short as possible. For low-value sense resistors, the IR drops in the PCB can be significant, and should be taken into account.

### NOTE

When selecting a value for the sense resistor, SENSE does not exceed the maximum voltage of  $\pm 500$  mV. The H-bridge is disabled and enters recirculation while motor winding current is above a SENSE voltage equal or greater than 500 mV.

## Ground

A ground power plane should be located as close to the DRV8800-Q1/DRV8801-Q1 as possible. The copper ground plane directly under the PowerPAD package makes a good location. This pad can then be connected to ground for this purpose.

## Layout

The printed circuit board (PCB) should use a heavy ground plane. For optimum electrical and thermal performance, the DRV8800-Q1/DRV8801-Q1 must be soldered directly onto the board. On the underside of the DRV8800-Q1/DRV8801-Q1 is a PowerPAD package, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB. For more information on this technique, please refer to document SLMA002.

The load supply pin, VBB, should be decoupled with an electrolytic capacitor (typically 100  $\mu$ F) in parallel with a ceramic capacitor placed as close as possible to the device. The ceramic capacitors between VCP and VBB, connected to VREG, and between CP1 and CP2 should be as close to the pins of the device as possible, in order to minimize lead inductance.



## 重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保修的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的数据手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关 TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息:

### 产品

|       |                                                                                           |
|-------|-------------------------------------------------------------------------------------------|
| 放大器   | <a href="http://www.ti.com.cn/amplifiers">http://www.ti.com.cn/amplifiers</a>             |
| 数据转换器 | <a href="http://www.ti.com.cn/dataconverters">http://www.ti.com.cn/dataconverters</a>     |
| DSP   | <a href="http://www.ti.com.cn/dsp">http://www.ti.com.cn/dsp</a>                           |
| 接口    | <a href="http://www.ti.com.cn/interface">http://www.ti.com.cn/interface</a>               |
| 逻辑    | <a href="http://www.ti.com.cn/logic">http://www.ti.com.cn/logic</a>                       |
| 电源管理  | <a href="http://www.ti.com.cn/power">http://www.ti.com.cn/power</a>                       |
| 微控制器  | <a href="http://www.ti.com.cn/microcontrollers">http://www.ti.com.cn/microcontrollers</a> |

### 应用

|       |                                                                                       |
|-------|---------------------------------------------------------------------------------------|
| 音频    | <a href="http://www.ti.com.cn/audio">http://www.ti.com.cn/audio</a>                   |
| 汽车    | <a href="http://www.ti.com.cn/automotive">http://www.ti.com.cn/automotive</a>         |
| 宽带    | <a href="http://www.ti.com.cn/broadband">http://www.ti.com.cn/broadband</a>           |
| 数字控制  | <a href="http://www.ti.com.cn/control">http://www.ti.com.cn/control</a>               |
| 光纤网络  | <a href="http://www.ti.com.cn/opticalnetwork">http://www.ti.com.cn/opticalnetwork</a> |
| 安全    | <a href="http://www.ti.com.cn/security">http://www.ti.com.cn/security</a>             |
| 电话    | <a href="http://www.ti.com.cn/telecom">http://www.ti.com.cn/telecom</a>               |
| 视频与成像 | <a href="http://www.ti.com.cn/video">http://www.ti.com.cn/video</a>                   |
| 无线    | <a href="http://www.ti.com.cn/wireless">http://www.ti.com.cn/wireless</a>             |

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2006, Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish | MSL Peak Temp<br>(3) | Op Temp (°C) | Top-Side Markings<br>(4) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| DRV8801QRTYRQ1   | ACTIVE        | QFN          | RTY                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR  | -40 to 125   | DRV<br>8801Q             | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF DRV8801-Q1 :

- Catalog: [DRV8801](#)


---

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4206276/B 03/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.

## THERMAL PAD MECHANICAL DATA

RTY (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206277-2/E 03/11

NOTE: A. All linear dimensions are in millimeters

RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其在应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准 and 要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要 求, TI 不承担任何责任。

|               | 产品                                                                                         |              | 应用                                                                           |
|---------------|--------------------------------------------------------------------------------------------|--------------|------------------------------------------------------------------------------|
| 数字音频          | <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>                               | 通信与电信        | <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>             |
| 放大器和线性器件      | <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>                     | 计算机及周边       | <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>           |
| 数据转换器         | <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>             | 消费电子         | <a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a> |
| DLP® 产品       | <a href="http://www.dlp.com">www.dlp.com</a>                                               | 能源           | <a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>               |
| DSP - 数字信号处理器 | <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>                                   | 工业应用         | <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>       |
| 时钟和计时器        | <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>             | 医疗电子         | <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>             |
| 接口            | <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>                       | 安防应用         | <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>           |
| 逻辑            | <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>                               | 汽车电子         | <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>       |
| 电源管理          | <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>                               | 视频和影像        | <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>                 |
| 微控制器 (MCU)    | <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>         |              |                                                                              |
| RFID 系统       | <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>                           |              |                                                                              |
| OMAP应用处理器     | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                       |              |                                                                              |
| 无线连通性         | <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a> | 德州仪器在线技术支持社区 | <a href="http://www.deyisupport.com">www.deyisupport.com</a>                 |

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122  
Copyright © 2013 德州仪器 半导体技术(上海)有限公司