

低压电机驱动器集成电路 (IC)

查询样片: [DRV8832-Q1](#)

特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果:
 - 器件温度 **1 级: -40°C 至 125°C** 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 **H2**
 - 器件充电器件模型 (CDM) ESD 分类等级 **C4B**
- **H 桥压控电机驱动器**
 - 驱动直流电机, 一个步进电机的绕组, 或其它致动器/负载
 - 高效脉宽调制 (PWM) 电压控制以实现变化电源电压时的恒定电机速度
 - 低金属氧化物半导体场效应晶体管 (MOSFET) 导通电阻:
高侧 (HS) + 低侧 (LS) **450mΩ**
- **1A** 最大直流/均方根 (RMS) 或峰值驱动电流
- **2.75V 至 6.8V** 运行电源电压范围
- **300nA** (典型值) 睡眠模式电流
- 基准电压输出
- 电流限制电路
- 故障输出
- 耐热增强型表面贴装封装

应用范围

- 由电池供电的设备:
 - 打印机
 - 玩具
 - 机器人技术
 - 摄像机
 - 电话
- 小型致动器, 泵等

说明

DRV8832-Q1 为电池供电类玩具、打印机和其它低电压或者电池供电的运动控制类应用提供了一个集成的电机驱动器解决方案。此器件有一个 H 桥驱动器, 并且能够驱动一个直流电机或者一个步进电机的绕组, 以及其它诸如螺线管等的负载。输出驱动器块包括配置为一个 H 桥的 N 通道和 P 通道功率 MOSFET 以驱动电机绕组。

由于提供了足够的印刷电路板 (PCB) 散热, DRV8832-Q1 能够提供高达 **1A** 的直流 / RMS 或峰值输出电流。它可在 **2.75V 至 6.8V** 的电源电压下工作。

为了在变化的电池电压上保持恒定的电机速度, 同时又保持较长电池使用寿命, 提供了一个 PWM 电压调节方法。一个输入引脚可实现经稳压电压的设定。还提供了一个内置电压基准输出。

提供了针对过流保护、短路保护、欠压锁定以及过热保护的内部保护功能。

DRV8832-Q1 还提供了一个电流限制功能来在诸如电机启动或停止转动的情况下调节电机电流, 以及一个将故障情况发送给主机处理器的故障输出引脚。

DRV8832-Q1 采用具有 PowerPAD™ 的极小型 **3mm x 3mm 10 引脚** 表面贴装小外形尺寸 (MSOP) 封装 (环保型: 符合 RoHS 标准且不含铅/溴)。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2013–2014, Texas Instruments Incorporated
English Data Sheet: [SLVSBW9](#)

ORDERING INFORMATION⁽¹⁾

T_A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	PowerPAD™ (MSOP) - DGQ	Reel of 250	DRV8832QDGQRQ1	8832Q
		Tube of 80	DRV8832QDGQQ1	8832Q

- (1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION

Functional Block Diagram





Table 1. TERMINAL FUNCTIONS

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
GND	5	-	Device ground	
VCC	4	-	Device and motor supply	Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.
IN1	9	I	Bridge A input 1	Logic high sets OUT1 high
IN2	10	I	Bridge A input 2	Logic high sets OUT2 high
VREF	8	O	Reference voltage output	Reference voltage output
VSET	7	I	Voltage set input	Input voltage sets output regulation voltage
FAULTn	6	OD	Fault output	Open-drain output driven low if fault condition present
OUT1	3	O	Bridge output 1	Connect to motor winding
OUT2	1	O	Bridge output 2	Connect to motor winding
ISENSE	2	IO	Current sense resistor	Connect current sense resistor to GND. Resistor value sets current limit level.

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output


ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

	VALUE	UNIT
VCC Power supply voltage range	–0.3 to 7	V
Input pin voltage range	–0.5 to 7	V
Peak motor drive output current ⁽³⁾	Internally limited	A
Continuous motor drive output current ⁽³⁾	1	A
Continuous total power dissipation	See Dissipation Ratings table	
T _J Operating virtual junction temperature range	–40 to 150	°C
T _{stg} Storage temperature range	–60 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Power dissipation and thermal limits must be observed.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		DRV8832-Q1	UNITS
		DGQ	
		10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	69.3	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	63.5	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	51.6	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	1.5	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	23.2	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	9.5	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Motor power supply voltage range	2.75		6.8	V
I_{OUT}	Continuous or peak H-bridge output current ⁽¹⁾	0		1	A

(1) Power dissipation and thermal limits must be observed.



ELECTRICAL CHARACTERISTICS

 $V_{CC} = 2.75\text{ V to }6.8\text{ V}$, $T_A = -40^\circ\text{C to }125^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUPPLIES							
I _{VCC}	VCC operating supply current	V _{CC} = 5 V		1.4	2	mA	
I _{VCCQ}	VCC sleep mode supply current	V _{CC} = 5 V, T _A = 25°C		0.3	1	μA	
V _{UVLO}	VCC undervoltage lockout voltage	V _{CC} rising		2.575	2.75	V	
		V _{CC} falling		2.47			
LOGIC-LEVEL INPUTS							
V _{IL}	Input low voltage			0.25 x VCC		V	
V _{IH}	Input high voltage		0.5 x VCC			V	
I _{IL}	Input low current	V _{IN} = 0	-10		10	μA	
I _{IH}	Input high current	V _{IN} = 3.3 V			50	μA	
LOGIC-LEVEL OUTPUTS (FAULTn)							
V _{OL}	Output low voltage	V _{CC} = 5 V, I _{OL} = 4 mA ⁽¹⁾	0.5			V	
H-BRIDGE FETS							
R _{DS(ON)}	HS FET on resistance	V _{CC} = 5 V, I _O = 0.8 A, T _J = 125°C		340	450	mΩ	
		V _{CC} = 5 V, I _O = 0.8 A, T _J = 25°C		250			
R _{DS(ON)}	LS FET on resistance	V _{CC} = 5 V, I _O = 0.8 A, T _J = 125°C		270	360	mΩ	
		V _{CC} = 5 V, I _O = 0.8 A, T _J = 25°C		200			
I _{OFF}	Off-state leakage current		-20		20	μA	
MOTOR DRIVER							
t _R	Rise time	V _{CC} = 3 V, load = 4 Ω	50		300	ns	
t _F	Fall time	V _{CC} = 3 V, load = 4 Ω	50		300	ns	
f _{SW}	Internal PWM frequency		44.5			kHz	
PROTECTION CIRCUITS							
I _{OCP}	Overcurrent protection trip level		1.3		3	A	
t _{OCP}	OCP deglitch time		2			μs	
T _{TSD}	Thermal shutdown temperature	Die temperature ⁽¹⁾	150		160	180	°C
VOLTAGE CONTROL							
V _{REF}	Reference output voltage		1.235	1.285	1.335	V	
ΔV _{LINE}	Line regulation	V _{CC} = 3.3 V to 6 V, V _{OUT} = 3 V ⁽¹⁾ I _{OUT} = 500 mA	±1			%	
ΔV _{LOAD}	Load regulation	V _{CC} = 5 V, V _{OUT} = 3 V I _{OUT} = 200 mA to 800 mA ⁽¹⁾	±1			%	
CURRENT LIMIT							
V _{ILIM}	Current limit sense voltage		160	200	240	mV	
t _{ILIM}	Current limit fault deglitch time		275			ms	
R _{ISEN}	Current limit set resistance (external resistor value)		0		1	Ω	

(1) Not production tested.

TYPICAL PERFORMANCE GRAPHS



FUNCTIONAL DESCRIPTION

Power Supervisor

The DRV8832 is capable of entering a low-power sleep mode by bringing both of the INx control inputs logic low. The outputs will be disabled Hi-Z.

In order to exit the sleep mode, bring either or both of the INx inputs logic high. This will enable the H-bridges. When exiting the sleep mode, the FAULTn pin will pulse low.

PWM Motor Driver

The DRV8832-Q1 contains an H-bridge motor driver with PWM voltage-control circuitry with current limit circuitry. A block diagram of the motor control circuitry is shown below.




Figure 3. Motor Control Circuitry

Bridge Control

The IN1 and IN2 control pins enable the H-bridge outputs. The following table shows the logic:

Table 2. H-Bridge Logic

IN1	IN2	OUT1	OUT2	Function
0	0	Z	Z	Sleep/coast
0	1	L	H	Reverse
1	0	H	L	Forward
1	1	H	H	Brake

When both bits are zero, the output drivers are disabled and the device is placed into a low-power sleep state. The current limit fault condition (if present) is also cleared. Note that when transitioning from either brake or sleep mode to forward or reverse, the voltage control PWM starts at zero duty cycle. The duty cycle slowly ramps up to the commanded voltage. This can take up to 12 ms to go from sleep to 100% duty cycle. Because of this, high-speed PWM signals cannot be applied to the IN1 and IN2 pins. To control motor speed, use the VSET pin as described below.

Because of the sleep mode functionality described previously, when applying an external PWM to the DRV8832-Q1, hold one input logic high while applying a PWM signal to the other. If the logic input is held low instead, then the device will cycle in and out of sleep mode, causing the FAULTn pin to pulse low on every sleep mode exit.

Voltage Regulation

The DRV8832-Q1 provides the ability to regulate the voltage applied to the motor winding. This feature allows constant motor speed to be maintained even when operating from a varying supply voltage such as a discharging battery.

The DRV8832-Q1 uses a pulse-width modulation (PWM) technique instead of a linear circuit to minimize current consumption and maximize battery life.

The circuit monitors the voltage difference between the output pins and integrates it, to get an average DC voltage value. This voltage is divided by 4 and compared to the VSET pin voltage. If the averaged output voltage (divided by 4) is lower than VSET, the duty cycle of the PWM output is increased; if the averaged output voltage (divided by 4) is higher than VSET, the duty cycle is decreased.

During PWM regulation, the H-bridge is enabled to drive current through the motor winding during the PWM on time. This is shown in the diagram below as case 1. The current flow direction shown indicates the state when IN1 is high and IN2 is low.

Note that if the programmed output voltage is greater than the supply voltage, the device will operate at 100% duty cycle and the voltage regulation feature will be disabled. In this mode the device behaves as a conventional H-bridge driver.

During the PWM off time, winding current is re-circulated by enabling both of the high-side FETs in the bridge. This is shown as case 2 below.




Figure 4. Voltage Regulation

Reference Output

The DRV8832-Q1 includes a reference voltage output that can be used to set the motor voltage. Typically for a constant-speed application, VSET is driven from VREF through a resistor divider to provide a voltage equal to 1/4 the desired motor drive voltage.

For example, if VREF is connected directly to VSET, the voltage will be regulated at 5.14 V. If the desired motor voltage is 3 V, VREF should be 0.75 V. This can be obtained with a voltage divider using 53 kΩ from VREF to VSET, and 75 kΩ from VSET to GND.

Current Limit

A current limit circuit is provided to protect the system in the event of an overcurrent condition, such as what would be encountered if driving a DC motor at start-up or with an abnormal mechanical load (stall condition).

The motor current is sensed by monitoring the voltage across an external sense resistor. When the voltage exceeds a reference voltage of 200 mV for more than approximately 3 μ s, the PWM duty cycle is reduced to limit the current through the motor to this value. This current limit allows for starting the motor while controlling the current.

If the current limit condition persists for some time, it is likely that a fault condition has been encountered, such as the motor being run into a stop or a stalled condition. An overcurrent event must persist for approximately 275 ms before the fault is registered. After approximately 275 ms, a fault signaled to the host by driving the FAULTn signal low. Operation of the motor driver will continue.

The current limit fault condition is self-clearing and will be released when the abnormal load (stall condition) is removed.

The resistor used to set the current limit must be less than 1 Ω . Its value may be calculated as follows:

$$R_{ISENSE} = \frac{200 \text{ mV}}{I_{LIMIT}} \quad (1)$$

Where:

R_{ISENSE} is the current sense resistor value.

I_{LIMIT} is the desired current limit (in mA).

If the current limit feature is not needed, the ISENSE pin may be directly connected to ground.

Protection Circuits

The DRV8832-Q1 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled, and the FAULTn signal will be driven low. The device will remain disabled until VCC is removed and re-applied.

Overcurrent conditions are sensed independently on both high and low side devices. A short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that OCP is independent of the current limit function, which is typically set to engage at a lower current level; the OCP function is intended to prevent damage to the device under abnormal (e.g., short-circuit) conditions.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the FAULTn signal will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, the FAULTn signal will be driven low, and internal logic will be reset. Operation will resume when VCC rises above the UVLO threshold.

THERMAL INFORMATION

Thermal Protection

The DRV8832-Q1 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 160°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8832-Q1 is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by [Equation 2](#).

$$P_{TOT} = 2 \cdot R_{DS(ON)} \cdot (I_{OUT(RMS)})^2 \quad (2)$$

where P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting. The factor of 2 comes from the fact that at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report [SLMA002](#), "PowerPAD™ Thermally Enhanced Package" and TI application brief [SLMA004](#), "PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

修订历史记录

Changes from Revision A (August 2013) to Revision B	Page
• Added Power Supervisor section	6
• Changed Bridge Control section	7
• Changed Current Limit section	9
• Changed Thermal Shutdown (TSD) section	9

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8832QDGQQ1	ACTIVE	MSOP- PowerPAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	8832Q	Samples
DRV8832QDGQRQ1	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	8832Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV8832-Q1 :

- Catalog: [DRV8832](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8832QDGRQ1	MSOP-Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8832QDGQRQ1	MSOP-PowerPAD	DGQ	10	2500	367.0	367.0	35.0

DGQ (S-PDSO-G10)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.

DGQ (S-PDSO-G10)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206324-6/H 12/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其在应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准 and 要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要 求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2014, 德州仪器半导体技术(上海)有限公司