
- **4-Channel Serial-In Parallel-In Low-Side Pre-FET Driver**
- **Devices Are Cascadable**
- **Internal 55-V Inductive Load Clamp and V_{GS} Protection Clamp for External Power FETs**
- **Independent Shorted-Load/Short-to-Battery Fault Detection on All Drain Terminals**
- **Independent OFF-State Open-Load Fault Sense**
- **Over-Battery-Voltage Lockout Protection and Fault Reporting**
- **Under-Battery Voltage Lockout Protection for the TPIC44L01 and TPIC44L02**
- **Asynchronous Open-Drain Fault Flag**
- **Device Output Can Be Wire-ORed With Multiple Devices**
- **Fault Status Returned Through Serial Output Terminal**
- **Internal Global Power-On Reset of Device and External RESET Terminal**
- **High-Impedance CMOS-Compatible Inputs With Hysteresis**
- **TPIC44L01 and TPIC44L03 Disables the Gate Output When a Shorted-Load Fault Occurs**
- **TPIC44L02 Transitions the Gate Output to a Low-Duty Cycle PWM Mode When a Shorted-Load Fault Occurs**

description

The TPIC44L01, TPIC44L02, and TPIC44L03 are low-side predrivers that provide serial and parallel input interfaces to control four external FET power switches such as offered in the TI TPIC family of power arrays. These devices are designed primarily for low-frequency switching, inductive load applications such as solenoids and relays. Fault status for each channel is available in a serial-data format. Each driver channel has independent off-state open-load detection and on-state shorted-load/short-to-battery detection. Battery overvoltage and undervoltage detection and shutdown is provided on the TPIC44L01/L02. On the TPIC44L03 driver, only over-battery voltage shutdown is provided. Each channel also provides inductive-voltage-transient protection for the external FET.

DB PACKAGE
(TOP VIEW)



These devices provide control of output channels through a serial input interface or a parallel input interface. A command to enable the output from either interface enables the respective channels gate output to the external FET. The serial interface is recommended when the number of signals between the control device and the predriver must be minimized and the speed of operation is not critical. In applications where the predriver must respond very quickly or asynchronously, the parallel input interface is recommended.

For serial operation, the control device must transition $\overline{CS}$ from high to low to activate the serial input interface. When this occurs, SDO is enabled, fault data is latched into the serial interface, and the fault flag is refreshed.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2001, Texas Instruments Incorporated

description (continued)

Data is clocked into the serial registers on low-to-high transitions of SCLK through SDI. Each string of data must consist of at least four bits of data. In applications where multiple devices are cascaded together, the string of data must consist of four bits for each device. A high data bit turns the respective output channel on and a low data bit turns it off. Fault data for the device is clocked out of SDO as serial input data is clocked into the device. Fault data consists of fault flags for shorted-load and open-load flags (bits 0–3) for each of the four output channels. A high bit in the fault data indicates a fault and a low bit indicates that no fault is present for that channel. Fault register bits are set or cleared asynchronously to reflect the current state of the hardware. A fault must be present when $\overline{CS}$ is transitioned from high to low to be captured and reported in the serial fault data. New faults cannot be captured in the serial register when $\overline{CS}$ is low. $\overline{CS}$ must be transitioned high after all of the serial data has been clocked into the device. A low-to-high transition of $\overline{CS}$ transfers the last four bits of serial data to the output buffer puts SDO in a high-impedance state and clears and reenables the fault register. The TPIC44L01/L02/L03 was designed to allow the serial input interfaces of multiple devices to be cascaded together to simplify the serial interface to the controller. Serial input data flows through the device and is transferred out SDO following the fault data in cascaded configurations.

For parallel operation, data is transferred directly from the parallel input interface IN0-IN3 to the respective GATE(0–3) output asynchronously. SCLK or $\overline{CS}$ is not required for parallel control. A 1 on the parallel input turns the respective channel on, where a 0 turns it off. Note that either the serial input interface or the parallel input interface can enable a channel. Under parallel operation, fault data must still be collected through the serial data interface.


The predrivers monitor the drain voltage for each channel to detect shorted-load or open-load fault conditions in the the on and off states respectively. These devices offer the option of using an internally generated fault-reference voltage or an externally supplied fault-reference voltage through VCOMP for fault detection. The internal fault reference is selected by connecting VCOMPEN to GND and the external reference is selected by connecting VCOMPEN to V_{CC}. The drain voltage is compared to the fault reference when the channel is turned on to detect shorted-load conditions and when the channel is off to detect open-load conditions. When a shorted fault occurs using the TPIC44L01 or the TPIC44L03, the channel is turned off and a fault flag is sent to the control device as well as to the serial fault register bits. If a fault occurs while using the TPIC44L02, the channel transitions into a low-duty cycle, pulse-width-modulated (PWM) signal as long as the fault is present. Shorted-load fault conditions must be present for at least the shorted-load deglitch time, $t_{(STBDG)}$, to be flagged as a fault. A fault flag is sent to the control device as well as the serial fault register bits. More detail on fault detection operation is presented in the device operation section of this data sheet.

These devices provide protection from over-battery voltage and under-battery voltage conditions irrespective of the state of the output channels. When the battery voltage is greater than the overvoltage threshold or less than the undervoltage threshold, all channels are disabled and a fault flag is generated. Battery-voltage faults are not reported in the serial fault data. The outputs return to normal operation once the battery-voltage fault has been corrected. When an over-battery/under-battery voltage condition occurs, the device reports the battery fault, but disables fault reporting for open- and shorted-load conditions. Fault reporting for open- and shorted-load conditions are reenabled after the battery fault condition has been corrected.

These devices provide inductive transient protection on all channels. The drain voltage is clamped to protect the FET. The clamp voltage is defined by the sum of V_{CC} and turnon voltage of the external FET. The predriver also provides a gate-to-source voltage ($V_{GS)}$ clamp to protect the gate-source terminals of the power FET from exceeding their rated voltages. An external active low $\overline{RESET}$ is provided to clear all registers and flags in the device. GATE(0–3) outputs are disabled after $\overline{RESET}$ has been pulled low.

These devices provide pulldown resistors on all inputs except $\overline{CS}$ and $\overline{RESET}$. A pullup resistor is used on $\overline{CS}$ and $\overline{RESET}$.

schematic diagram



† OVLO not on TPIC44L03

Terminal Functions

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
$\overline{CS}$	8	I	Chip select. A high-to-low transition on $\overline{CS}$ enables SDO, latches fault data into the serial interface, and refreshes $\overline{FLT}$. When $\overline{CS}$ is high, the fault registers can change fault status. On the falling edge of $\overline{CS}$, fault data is latched into the serial output register and transferred using SDO and SCLK. On a low-to-high transition of $\overline{CS}$, serial data is latched in to the output control register.
DRAIN0	21	I	FET drain inputs. DRAIN0 through DRAIN3 are used for both open-load and short-circuit fault detection at the drain of the external FETs. They are also used for inductive transient protection.
DRAIN1	19		
DRAIN2	16		
DRAIN3	14		
$\overline{FLT}$	1	I	Fault flag. $\overline{FLT}$ is a logic level open-drain output that provides a real-time fault flag for shorted-load/ open-load/over-battery voltage/under-battery voltage faults. The device can be ORed with $\overline{FLT}$ terminals on other devices for interrupt handling. $\overline{FLT}$ requires an external pullup resistor.
GATE0	20	O	Gate drive output. GATE0 through GATE3 outputs are derived from the V_{BAT} supply voltage. Internal clamps prevent voltages on these nodes from exceeding the V_{GS} rating on most FETs.
GATE1	18		
GATE2	17		
GATE3	15		
GND	13	I	Ground and substrate
IN0	4	I	Parallel gate driver. IN0 through IN3 are real-time controls for the gate predrive circuitry. They are CMOS compatible with hysteresis.
IN1	5		
IN2	6		
IN3	7		
$\overline{RESET}$	22	I	Reset. A high-to-low transition of RESET clears all registers and flags. Gate outputs turn off and the $\overline{FLT}$ flag is cleared.
SCLK	11	I	Serial clock. SCLK clocks the shift register. Serial data is clocked into SDI and serial fault data is clocked out of SDO on the falling edge of the serial clock.
SDI	10	I	Serial data input. Output control data is clocked into the serial register through SDI. A 1 on SDI commands a particular gate output on and a 0 turns it off.
SDO	9	O	Serial data output. SDO is a 3-state output that transfers fault data to the controlling device. It also passes serial input data to the next stage for cascaded operation. SDO is taken to a high-impedance state when $\overline{CS}$ is in a high state.
V_{BAT}	24	I	Battery supply voltage
V_{CC}	12	I	Logic supply voltage
VCOMPEN	2	I	Fault reference voltage select. VCOMPEN selects the internally generated fault reference voltage (0) or an external fault reference (1) to be used in the shorted- and open-load fault detection circuitry.
VCOMP	3	I	Fault reference voltage. VCOMP provides an external fault reference voltage for the shorted-load and open-load fault detection circuitry.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} (see Note 1) . . . . . –0.3 V to 7 V
Battery supply voltage range, V_{BAT} . . . . . –0.3 V to 60 V
Input voltage range,V_I (at any input) . . . . . –0.3 V to 7 V
Output voltage range, V_O (SDO and $\overline{FLT}$) . . . . . –0.3 V to 7 V
Drain-to-source voltage, V_{DS} . . . . . –0.3 V to 60 V
Output voltage, V_O . . . . . –0.3 V to 15 V
Operating case temperature range, T_C . . . . . –40°C to 125°C
Thermal resistance, junction to ambient, $R_{\theta JA}$ . . . . . 135°C/W
Maximum junction temperature, T_J . . . . . 150°C
Storage temperature range, T_{stg} . . . . . –40°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Logic supply voltage, V_{CC}	4.5	5	5.5	V
Battery supply voltage, V_{BAT}	8		24	V
High-level input voltage, V_{IH}	0.85 V_{CC}		V_{CC}	V
Low-level input voltage, V_{IL}	0		0.15 V_{CC}	V
Setup time, SDI high before SCLK rising edge, t_{su} (see Figure 5)	10			ns
Hold time, SDI high after SCLK rising edge, t_h (see Figure 5)	10			ns
Case temperature, T_C	–40		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{BAT}	Supply current, V_{BAT}	All outputs off,	V_{BAT} = 12 V	300	500	700	µA
I_{CC}	Supply current, V_{CC}	All outputs off,	V_{BAT} = 5.5 V	1	2.6	4.2	mA
$V_{(turnon)}$	Turnon voltage, logic operational, V_{CC}	V_{BAT} = 5.5 V, Check output functionality		2.6	3.5	4.4	V
$V_{(ovsd)}$	Over-battery-voltage shutdown	Gate disabled,	See Figure 16	32	34	36	V
$V_{hys(ov)}$	Over-battery-voltage reset hysteresis			0.5	1	1.5	V
$V_{(uvsd)}$	Under-battery-voltage shutdown, (TPIC44L01/L02 only)	Gate disabled,	See Figure 17	4.1	4.8	5.4	V
$V_{hys(uv)}$	Under-battery-voltage reset hysteresis, (TPIC44L01/L02 only)			100	200	300	mV
V_G	Gate drive voltage	8 V < V_{BAT} < 24 V,	I_O = 100 µA	7		13.5	V
		5.5 V < V_{BAT} < 8 V,	I_O = 100 µA	5		7	V
$I_{O(H)}$	Maximum current output for drive terminals, pullup	V_O = GND		0.5	1.2	2.5	mA
$I_{O(L)}$	Maximum current output for drive terminals, pulldown	V_O = 7 V		0.5	1.2	2.5	mA
$V_{(stb)}$	Short-to-battery/shorted-load/open-load detection voltage	VCOMPEN = L		1.1	1.25	1.4	V
$V_{hys(stb)}$	Short-to-battery hysteresis			40	100	150	mV
$V_{D(open)}$	Open-load off-state detection voltage threshold	VCOMPEN = L		1.1	1.25	1.4	V
$V_{hys(open)}$	Open-load hysteresis			40	100	150	mV
$I_{I(open)}$	Open-load off-state detection current			30	60	80	µA
$I_{I(PU)}$	Input pullup current ($\overline{CS}$)	V_{CC} = 5 V,	V_{IN} = 0 V		10		µA
$I_{I(PD)}$	Input pulldown current	V_{CC} = 5 V,	V_{IN} = 5 V		10		µA
V_{hys}	Input voltage hysteresis	V_{CC} = 5 V		0.6	0.85	1.1	V
$V_{O(SH)}$	High-level serial output voltage	I_O = 1 mA		0.8 V_{CC}			V
$V_{O(SL)}$	Low-level serial output voltage	I_O = 1 mA			0.1	0.4	V
$I_{OZ(SD)}$	3-state current serial-data output	V_{CC} = 0 V to 5.5 V		-10	1	10	µA
$V_{O(CFLT)}$	Fault-interrupt output voltage	I_O = 1 mA			0.1	0.5	V
$V_{I(COMP)}$	Fault-external reference voltage, (TPIC44L01/L02 only)	VCOMPEN = H		0.25		3	V
$V_{I(COMP)}$	Fault-external reference voltage, (TPIC44L03 only)	VCOMPEN = H		1		3	V
V_C	Output clamp voltage, (TPIC44L01/L02 only)	dc < 1%,	t_W = 100 µs	47	55	63	V
V_C	Output clamp voltage, (TPIC44L03 only)	dc < 1%,	t_W = 100 µs	47	53.5	60	V

switching characteristics, V_{CC} = 5 V, V_{bat} = 12 V, T_C = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{(STBFM)}$	Short-to-battery/shorted-load/open-load fault mask time	See Figures 14 and 15			60		µs
$t_{(STBDG)}$	Short-to-battery/shorted-load deglitch time	See Figure 14			8		µs
t_{PLH}	Propagation turnon delay time, $\overline{CS}$ or IN0-IN3 to GATE0–GATE3	$C_{(gate)}$ = 400 pF,	See Figure 1		4		µs
t_{PHL}	Propagation turnoff delay time, $\overline{CS}$ or IN0-IN3 to GATE0–GATE3	$C_{(gate)}$ = 400 pF,	See Figure 2		3.5		µs
$t_{r(1)}$	Rise time GATE0–GATE3	$C_{(gate)}$ = 400 pF,	See Figure 3		3.5		µs
$t_{f(1)}$	Fall time, GATE0–GATE3	$C_{(gate)}$ = 400 pF,	See Figure 4		3		µs
$f_{(SCLK)}$	Serial clock frequency					10	MHz
$t_{rf(SB)}$	Refresh time, short-to-battery	TPIC46L01 only,	See Figure 14		10		ms
t_w	Refresh pulse width, short-to-battery	TPIC46L01 only,	See Figure 14		68		µs
$t_{su(1)}$	Setup time, $\overline{CS}\downarrow$ to ↑SCLK	See Figure 5			10		ns
$t_{pd(1)}$	Propagation delay time, $\overline{CS}\downarrow$ to SDO valid	R_L = 10 kΩ, See Figure 6	C_L = 200 pF,		40		ns
$t_{pd(2)}$	Propagation delay time, SCLK↓ to SDO valid	See Figure 6			20		ns
$t_{pd(3)}$	Propagation delay time, $\overline{CS}\uparrow$ to SDO 3-state	R_L = 10 kΩ, See Figure 7	C_L = 50 pF,		2		µs
t_{r2}	Rise time, SDO 3-state to SDO valid	R_L = 10 kΩ to GND, C_L = 200 pF,	Over-battery fault, See Figure 8		30		ns
$t_{f(2)}$	Fall time, SDO 3-state to SDO valid	R_L = 10 kΩ to V_{CC}, C_L = 200 pF,	No faults, See Figure 9		20		ns
$t_{r(3)}$	Rise time, $\overline{FLT}$	R_L = 10 kΩ, See Figure 10	C_L = 50 pF,		1.2		µs
$t_{f(3)}$	Fall time, $\overline{FLT}$	R_L = 10 kΩ, See Figure 11	C_L = 50 pF,		15		ns




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11


PRINCIPLES OF OPERATION

serial data operation

The TPIC44L01, TPIC44L02, and TPIC44L03 offer serial input interface to the microcontroller to transfer control data to the predriver and fault data back to the controller. The serial input interface consists of:

- SCLK – Serial clock
- $\overline{CS}$ – Chip select
- SDI – Serial data input
- SDO – Serial data output


Serial data is shifted into the least significant bit (LSB) of the SDI shift register on the rising edge of the first SCLK after $\overline{CS}$ has transitioned from 1 to 0. Four clock cycles are required to shift the first bit from the LSB to the most significant bit (MSB) of the shift register. Four clock cycles must occur before $\overline{CS}$ transitions high for proper control of the outputs. Less than four clock cycles result in fault data being latched into the output control buffer. Eight bits of data can be shifted into the device, but the first 4 bits shifted out are always the fault data and the last 4 bits shifted in are always the output control data. A low-to-high transition on $\overline{CS}$ latches the contents of the serial shift register into the output control register. A logic 0 input to SDI turns the corresponding parallel output off and a logic 1 input turns the output on (see Figure 12).




(a) 4-Bit Serial Word Example

Figure 12

PRINCIPLES OF OPERATION



(b) 8-Bit Serial Word Example (Single Predriver)



(c) 8-Bit Serial Word Example (Cascade: Two Predrivers)

Figure 12 (continued)

PRINCIPLES OF OPERATION

serial data operation (continued)

Data is shifted out of SDO on the falling edge of SCLK. The MSB of fault data is available after $\overline{CS}$ is transitioned low. The remaining 3 bits of fault data are shifted out in the following three clock cycles. Fault data is latched into the serial register when $\overline{CS}$ is transitioned low. A fault must be present on the high to low transition of $\overline{CS}$ to be captured by the device. The $\overline{CS}$ input must be transitioned to a high state after the last bit of serial data has been clocked into the device. The rising edge of $\overline{CS}$ inhibits SDI, puts SDO into a high-impedance state, latches the 4 bits of serial data into the output control register, and clears and reenable the serial fault registers (see Figure 13). When a shorted-load condition occurs with the TPIC44L01 or TPIC44L03, then the controller must disable and reenable the channel to clear the fault register and $\overline{FLT}$. The TPIC44L02 automatically retries the output and the fault clears after the fault condition has been corrected.




Figure 13

parallel input data operation

In addition to the serial interface, the TPIC44L01, TPIC44L02, and TPIC44L03 also provides a parallel interface to the microcontroller. The output turns on when either the parallel or the serial interface commands it to turn on. The parallel data terminals are real-time control inputs for the output drivers. SCLK and $\overline{CS}$ are not required to transfer parallel input data to the output buffer. Fault data must be read over the serial data bus as described in the serial data operation section of this data sheet. The parallel input must be transitioned low and then high to clear and reenable a gate output after it has been disabled due to a shorted-load fault condition.

PRINCIPLES OF OPERATION

chipset performance under fault conditions

The TPIC44L01, TPIC44L02, TPIC44L03, and power FET arrays are designed for normal operation over a battery-voltage range of 8 V to 24 V with load-fault detection from 4.8 V to 34 V. The TPIC44L01, TPIC44L02, and TPIC44L03 offer onboard fault detection to handle a variety of faults that may occur within a system. The circuits primary function is to prevent damage to the load and the power FETs in the event that a fault occurs. Note that unused DRAIN0-DRAIN3 inputs must be connected to V_{BAT} through a pullup resistor to prevent false reporting of open-load fault conditions. The circuitry detects the fault, shuts off the output to the FET, and reports the fault to the microcontroller. The primary faults under consideration are:

1. Shorted load
2. Open load
3. Over-battery voltage shutdown
4. Under-battery voltage shutdown (TPIC44L01 and TPIC44L02 only)

NOTE:

An undervoltage fault may be detected when V_{CC} and V_{BAT} are applied to the device. The controller should initialize the fault register after power up to clear any false fault reports.

shorted-load fault condition

The TPIC44L01, TPIC44L02, and TPIC44L03 monitor the drain voltage of each channel to detect shorted-load conditions. The onboard deglitch timer starts running when the gate output to the power FET transitions from the off state to the on state. The timer provides a 60-µs deglitch time, $t_{(STBFM)}$, to allow the drain voltage to stabilize after the power FET has been turned on. The deglitch time is only enabled for the first 60 µs after the FET has been turned on. After the deglitch delay time, the drain voltage is checked to verify that it is less than the fault reference voltage. When it is greater than the reference voltage for at least the short-to-battery deglitch time, $t_{(STBDG)}$, $\overline{FLT}$ flags the microcontroller that a fault condition exists and the gate output is automatically shut off (TPIC44L01 and TPIC44L03) until the error condition has been corrected.

An overheating condition on the FET occurs when the controller continually tries to reenable the output under shorted-load fault conditions. When a shorted-load fault is detected using the TPIC44L02, the gate output is transitioned into a low-duty cycle, PWM signal to to protect the FET from overheating. The PWM rate is defined as $t_{(SB)}$ and the pulse width is defined as t_W. The gate output remains in this state until the fault has been corrected or until the controller disables the gate output.

The microcontroller can read the serial port on the predriver to isolate which channel reported the fault condition. Fault bits 0-3 distinguish faults for each of the output channels. When a shorted-load condition occurs with the TPIC44L01 or TPIC44L03, the controller must disable and reenable the channel to clear the fault register and $\overline{FLT}$. The TPIC44L02 automatically retries the output and the fault clears after the fault condition has been corrected. Figure 14 illustrates operation after a gate output has been turned on. The gate to the power FET is turned on and the deglitch timer starts running. Under normal operation T1 turns on and the drain operates below the reference point set at U1. The output of U1 is low and a fault condition is not flagged.

PRINCIPLES OF OPERATION




Figure 14

PRINCIPLES OF OPERATION

open load

The TPIC44L01, TPIC44L02, and TPIC44L03 monitor the drain of each power FET for open circuit conditions that may exist. The 60-μA current source is provided to monitor open load fault conditions. Open-load faults are only detected when the power FET is turned off. When load impedance is open or substantially high, the 60-μA current source has adequate drive to pull the drain of T1 below the fault reference threshold on the detection circuit. Unused DRAIN0–DRAIN3 inputs must be connected to V_{BAT} through a pullup resistor to prevent false reporting of open-load fault conditions. The onboard deglitch timer starts running when the TPIC44L01, TPIC44L02, and TPIC44L03 gate output to the power FET transitions to the off state. The timer provides a 60-μs deglitch time, $t_{(STBFM)}$ to allow the drain voltage to stabilize after the power FET has been turned off. The deglitch time is only enabled for the first 60 μs after the FET has been turned off. After the deglitch delay time, the drain is checked to verify that it is greater than the fault reference voltage. When it is less than the reference voltage, a fault is flagged to the microcontroller through $\overline{FLT}$ that an open-load fault condition exists. The microcontroller can then read the serial port on the TPIC44L01, TPIC44L02, and TPIC44L03 to isolate which channel reported the fault condition. Fault bits 0–3 distinguish faults for each of the output channels. Figure 15 illustrates the operation of the open-load detection circuit. This feature provides useful information to the microcontroller to isolate system failures and warn the operator that a problem exists. Examples of such applications would be a warning that a light bulb filament may be open, solenoid coils may be open, etc.




Figure 15

PRINCIPLES OF OPERATION

over-battery-voltage shutdown

The TPIC44L01,TPIC44L02, and TPIC44L03 monitor the battery voltage to prevent the power FETs turning on in the event that the battery voltage is too high. This condition may occur due to voltage transients resulting from a loose battery connection. The TPIC44L01, TPIC44L02, and TPIC44L03 turns the power FET off when the battery voltage is above 34 V to prevent possible damage to the load and the FET. GATE(0–3) output goes back to normal operation after the overvoltage condition has been corrected. An over-battery voltage fault is flagged to the controller through $\overline{\text{FLT}}$. The over-battery voltage fault is not reported in the serial fault word. When an overvoltage condition occurs, the device reports the battery fault, but disables fault reporting for open and shorted-load conditions. Fault reporting for open and shorted-load conditions are reenabled after the battery fault condition has been corrected. When the fault condition is removed before the $\overline{\text{CS}}$ signal transitions low, the fault condition is not captured in the serial fault register. The fault flag resets on a high-to-low transition of $\overline{\text{CS}}$ provided no other faults are present in the device. Figure 16 illustrates the operation of the over-battery voltage detection circuit.




Figure 16

PRINCIPLES OF OPERATION

under-battery-voltage shutdown (TPIC44L01 and TPIC44L02 only)

The TPIC44L01 and TPIC44L02 monitor the battery voltage to prevent the power FETs from being turned on in the event that the battery voltage is too low. When the battery voltage is below 4.8 V, then GATE0–GATE3 may not provide sufficient gate voltage to the power FETs to minimize the on-resistance that could result in a thermal stress on the FET. The output goes back to normal operation after the undervoltage condition has been corrected. An under-battery voltage fault is flagged to the controller through $\overline{\text{FLT}}$. The under-battery voltage fault is not reported in the serial fault word. When an under-battery voltage condition occurs, the device reports the battery fault but disables fault reporting for open- and shorted-load conditions. When the fault condition is removed before the $\overline{\text{CS}}$ signal transitions low, the fault condition is not captured in the serial fault register. The fault flag resets on a high-to-low transition of $\overline{\text{CS}}$ provided no other faults are present in the device. Figure 17 illustrates the operation of the under-battery voltage detection circuit.




Figure 17

PRINCIPLES OF OPERATION

inductive voltage transients

A typical application for the predriver/power FET circuit is to switch inductive loads. When an inductive load is switched off, a large voltage spike can occur. These spikes can exceed the maximum V_{DS} rating for the external FET and damage the device when the proper protection is not in place. The FET can be protected from these transients through a variety of methods using external components. The TPIC44L01, TPIC44L02, and TPIC44L03 offer that protection in the form of a Zener diode stack connected between the DRAIN input and GATE output (see Figure 18). Zener diode Z1 turns the FET on to dissipate the transient energy. GATE diode Z2 is provided to prevent the gate voltage from exceeding 13 V during normal operation and transient protection.





Figure 18

PRINCIPLES OF OPERATION

external fault reference input

The TPIC44L01, TPIC44L02, and TPIC44L03 compare each channel drain voltage to a fault reference to detect shorted-load and open-load conditions. The user has the option of using the internally generated 1.25-V fault reference or providing an external reference voltage through VCOMP. The internal reference is selected by connecting VCOMPEN to GND and VCOMP is selected by connecting VCOMPEN to V_{CC} (see Figure 19). Proper layout techniques should be used in the grounding network for the VCOMP circuit on the TPIC44L01, TPIC44L02, and TPIC44L03. The ground for the predriver and VCOMP network should be connected to a Kelvin ground if available; otherwise, they should make single-point contact back to the power ground of the FET array. Improper grounding techniques can result in inaccuracies in detecting faults.



	VCOMPEN
1.25 V	0
VCOMP	1

Figure 19

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPIC44L01DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC44L01	Samples
TPIC44L02DB	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC44L02	Samples
TPIC44L02DBG4	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPIC44L02	Samples
TPIC44L02DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPIC44L02	Samples
TPIC44L02DBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		(IC44L02, TPIC44L02)	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC44L01DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPIC44L02DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC44L01DBR	SSOP	DB	24	2000	367.0	367.0	38.0
TPIC44L02DBR	SSOP	DB	24	2000	367.0	367.0	38.0

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G)** **PLASTIC SMALL-OUTLINE**

28 PINS SHOWN



DIM \ PINS **	14	16	20	24	28	30	38
A MAX	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	5,90	5,90	6,90	7,90	9,90	9,90	12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated