
互补型开关场效应晶体管 (FET) 驱动器

查询样品: UC1715-SP

特性

- 单输入（脉宽调制 **(PWM)** 和晶体管-晶体管逻辑电路 **(TTL)** 兼容）
- 高电流功率 **FET** 驱动器，**1A** 拉电流 **/ 2A** 灌电流
- 辅助输出 **FET** 驱动器，**0.5A** 拉电流 **/ 1A** 灌电流
- 电源与独立可编程辅助输出间的时间延迟范围 **50ns** 至 **700ns**
- 针对每个输出可单独配置时间延迟或真正零电压运行
- 开关频率达到 **1MHz**
- 典型值为 **50ns** 的传播延迟
- **ENBL** 引脚激活 **220µA** 睡眠模式
- 睡眠模式中电源输出低电平有效
- 同步整流器驱动器



说明

UC1715 是一款被设计成为互补型开关提供驱动波形的高速驱动器。 互补型开关配置通常用于同步整流电路和有源钳位/复位电路，它可提供零电压切换。 为了便捷软开关转换，这个驱动器提供两个输出波形间的独立可编程延迟。 此延迟引脚还具有真正零电压感测功能，这个功能可在采用零电压时实现相应开关的立即激活。 这个器件的运行需要一个 PWM 类型输入，而且此器件可与常见的 PWM 控制器对接。

ORDERING INFORMATION(1)

T_J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CFP (W)	5962-0052102VFA	5962-0052102VFA

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2013, Texas Instruments Incorporated


DEVICE INFORMATION

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
N/C	1, 7, 8, 9, 10, 12, 13	-	N/C pins are not bonded out. External connections will not affect device functionality.
V_{CC}	2	I	The V_{CC} input range is from 7 V to 20 V. This pin should be bypassed with a capacitor to GND consistent with peak load current demands.
PWR	3	O	The PWR output waits for the T1 delay after the INPUT's rising edge before switching on, but switches off immediately at INPUT's falling edge (neglecting propagation delays). This output is capable of sourcing 1-A and sinking 2-A of peak gate drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL ≥ 0.8 V regardless of VCC's voltage.
GND	4, 5	-	This is the reference pin for all input voltages and the return point for all device currents. It carries the full peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.
AUX	6		The AUX switches immediately at INPUT's rising edge but waits through the T2 delay after INPUT's falling edge before switching. AUX is capable of sourcing 0.5-A and sinking 1-A of drive current. During sleep mode, AUX is inactive with a high impedance.
T2	11		This pin functions in the same way as T1 but controls the time delay between PWR turn-off and activation of the AUX switch. The resistor on this pin sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at this pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
INPUT	14	I	The input switches at TTL logic levels (approximately 1.4 V) but the allowable range is from 0 V to 20 V, allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output. It should be noted that if the input signal comes from a controller with FET drive capability, this signal provides another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay at the trailing edge.
T1	15		A resistor to ground programs the time delay between AUX switch turn-off and PWR turn-on. The resistor on this pin sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at this pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
ENBL	16	I	The ENBL input switches at TTL logic levels (approximately 1.2 V), and its input range is from 0 V to 20 V. The ENBL input will place the device into sleep mode when it is a logical low. The current into VCC during the sleep mode is typically 220 µA.

Copyright © 2013, Texas Instruments Incorporated

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

V_{CC}	Supply voltage		20 V
I_{OH}	Power driver	Continuous	-100 mA
		Peak(3)	-1 A
	Auxiliary driver	Continuous	-100 mA
		Peak(3)	-500 mA
I_{OL}	Power driver	Continuous	100 mA
		Peak(3)	2 A
	Auxiliary driver	Continuous	100 mA
		Peak(3)	1 A
V_I	Input voltage range (INPUT, ENBL)		–0.3 V to 20 V
T_J	Maximum operating junction temperature		150°C
T_{stg}	Storage temperature range		–65°C to 150°C
T_{lead}	Maximum lead temperature (soldering, 10 seconds)		300°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.
(3) RMS drive current on any pin to be restricted to 672 mA.

Copyright © 2013, Texas Instruments Incorporated

THERMAL INFORMATION

THERMAL METRIC(1)		UC1715-SP	UNITS
		W	
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance(2)	72.9	°C/W
θ_{JC}	Junction-to-case thermal resistance(3)	8.25	
θ_{JB}	Junction-to-board thermal resistance(4)	43.4	

(1) 有关传统和新的热 度量的更多信息，请参阅*IC 封装热度量*应用报告， SPRA953。
(2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然 对流条件下的结至环境热阻。
(3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。 不存在特定的 JEDEC 标准测试，但 可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。
(4) 按照 JESD51-8 中的说明，通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结板热阻。

Copyright © 2013, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS


V_{CC} = 15 V, ENBL ≥ 2 V, R_T1 = 100 kΩ from T1 to GND, R_T2 = 100 kΩ from T2 to GND, $T_A = T_J$ = –55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Overall					
V_{CC}		7		18	V
I_{CC}, nominal	ENBL = 3 V			25	mA
I_{CC}, sleep mode	ENBL = 0.8 V			300	µA
Power Driver (PWR)					
Pre turn-on PWR output, low	V_{CC} = 0 V, I_{OUT} = 10 mA, ENBL ≤ 0.8 V			2	V
PWR output low, sat. (V_{PWR})	INPUT = 0.8 V, I_{OUT} = 40 mA			1	V
	INPUT = 0.8 V, I_{OUT} = 100 mA			1.5	
PWR output high, sat. (V_{CC} − V_{PWR})	INPUT = 3 V, I_{OUT} = −40 mA			3	V
	INPUT = 3 V, I_{OUT} = −100 mA			3	
Rise time	C_L = 2200 pF			60	ns
Fall time	C_L = 2200 pF			60	ns
T1 delay, AUX to PWR(1)	INPUT rising edge, R_T1 = 10 kΩ, see (2)	45		200	ns
T1 delay, AUX to PWR(1)	INPUT rising edge, R_T1 = 100 kΩ, see (2)	250		1300	ns
PWR prop delay	INPUT falling edge, 50%, see (3)			300	ns
Auxiliary Driver (AUX)					
AUX pre turn-on AUX output low (V_{PAUX})	V_{CC} = 0 V, ENBL ≤ 0.8 V, I_{OUT} = 10 mA			2	V
AUX output low, sat. (V_{AUX})	V_{IN} = 3 V, I_{OUT} = 40 mA			1	V
	V_{IN} = 3 V, I_{OUT} = 100 mA			1.5	
AUX output high, sat. (V_{CC} – V_{AUX})	V_{IN} = 0.8 V, I_{OUT} = -40 mA			3	V
	V_{IN} = 0.8 V, I_{OUT} = -100 mA			3	
Rise time	C_L = 2200 pF			60	ns
Fall time	C_L = 2200 pF			60	ns
T2 delay, PWR to AUX(1)	INPUT falling edge, R_T2 = 10 kΩ, see (2)	45		130	ns
T2 delay, PWR to AUX(1)	INPUT falling edge, R_T2 = 100 kΩ, see (2)	200		700	ns
AUX prop delay	INPUT rising edge, 50%, see (3)			185	ns
Enable (ENBL)					
Input threshold				2.8	V
Input current, I_{IH}	ENBL = 15 V	-10		10	µA
Input current, I_{IL}	ENBL = 0 V	-15		15	µA
T1					
Current limit	T1 = 0 V	-2		-0.5	mA
Nominal voltage at T1		2.7		3.3	V
Minimum T1 delay	T1 = 2.5 V, see (2)			80	ns
T2					
Current limit	T2 = 0 V	-2		-0.5	mA
Nominal voltage at T12		2.7		3.3	V
Minimum T2 delay	T2 = 2.5 V, see (2)			80	ns
Input (INPUT)					
Input threshold				2.8	V
Input current, I_{IH}	ENBL = 15 V	-10		10	µA
Input current, I_{IL}	ENBL = 0 V	-20		20	µA

(1) The parameter is guaranteed to the limit specified by characterization, but not production tested.
(2) T1 and T2 delay is defined as the time between the 50% transition point of AUX (PWR) and the 50% transition point of PWR (AUX) with no capacitive load on either output.
(3) Propagation delays are measured from the 50% point of the input signal to the 50% point of the output signal's transition with no load on outputs.

Copyright © 2013, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS



A. T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.

B. Propagation delay times are measured from the 50% point of the input signal to the 10% point of the output signal's transition with no load on outputs.

Figure 1. Time Relationships




Figure 2. T1 Delay, T2 Delay vs. R_T




Figure 3. I_{CC} vs Switching Frequency With No Load and 50% Duty Cycle $R_T1 = R_T2 = 50$ kΩ

Copyright © 2013, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)




Figure 4. I_{CC} vs R_T With Opposite R_T = 50 kΩ




Figure 5. T1 Deadband vs. Temperature AUX to PWR




Figure 6. T2 Deadband vs. Temperature PWR to AUX

Copyright © 2013, Texas Instruments Incorporated

TYPICAL APPLICATIONS




Figure 7. Typical Application With Timed Delays




Figure 8. Using the Timer Input for Zero-Voltage Sensing




Figure 9. Self-Actuated Sleep Mode With Absence of Input PWM Signal. Wake Up Occurs With First Pulse While Turn-Off is Determined by the (RTO CTO) Time Constant

Copyright © 2013, Texas Instruments Incorporated

TYPICAL APPLICATIONS (continued)




Figure 10. Using the UC1715 as a Complementary Synchronous Rectifier Switch Driver With N-Channel FETs




Figure 11. Synchronous Rectifier Application With Charge Pump to Drive High-Side N-Channel Buck Switch. V_{IN} is Limited to 10 V as V_{CC} Will Rise to Approximately $2V_{IN}$




Figure 12. Typical Forward Converter Topology With Active Reset Provided by the UC1714 Driving N-channel switch (Q1) and P-Channel Auxilliary Switch (Q2)

Copyright © 2013, Texas Instruments Incorporated

TYPICAL APPLICATIONS (continued)




Figure 13. Using N-Channel Active Reset Switch With Floating Drive Command

Copyright © 2013, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-0052102VFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-0052102VF A UC1715W-SP	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF UC1715-SP :

- Catalog: UC1715

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

W (R–GDFP–F16) CERAMIC DUAL FLATPACK



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP2–F16

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated