

ADC088S052 8-Channel, 200 ksps to 500 ksps, 8-Bit A/D Converter

Check for Samples: [ADC088S052](#)

FEATURES

- Eight Input Channels
- Variable Power Management
- Independent Analog and Digital Supplies
- SPI™/ QSPI™/MICROWIRE/DSP Compatible
- Packaged in 16-Lead TSSOP

APPLICATIONS

- Automotive Navigation
- Portable Systems
- Medical Instruments
- Mobile Communications
- Instrumentation and Control Systems

KEY SPECIFICATIONS

- Conversion Rate: 200 ksps to 500 ksps
- DNL ($V_A = V_D = 2.7V$ to $5.0V$): ± 0.2 LSB (Max)
- INL ($V_A = V_D = 2.7V$ to $5.0V$): ± 0.2 LSB (Max)
- Power Consumption
 - 3V Supply: 1.2 mW (Typ)
 - 5V Supply: 6.5 mW (Typ)

DESCRIPTION


The ADC088S052 is a low-power, eight-channel CMOS 8-bit analog-to-digital converter specified for conversion throughput rates of 200 ksps to 500 ksps. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept up to eight input signals at inputs IN0 through IN7.

The output serial data is straight binary and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.

The ADC088S052 may be operated with independent analog and digital supplies. The analog supply (V_A) can range from +2.7V to +5.25V, and the digital supply (V_D) can range from +2.7V to V_A . Normal power consumption using a +3V or +5V supply is 1.2 mW and 6.5 mW, respectively. The power-down feature reduces the power consumption to 0.03 μW using a +3V supply and 0.15 μW using a +5V supply.

The ADC088S052 is packaged in a 16-lead TSSOP package. Operation over the extended industrial temperature range of $-40^{\circ}C$ to $+105^{\circ}C$ is ensured.

Connection Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SPI, QSPI are trademarks of Motorola, Inc..

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2005–2013, Texas Instruments Incorporated

Block Diagram



PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/O			
4 - 11	IN0 to IN7		Analog inputs. These signals can range from 0V to V_{REF} .
DIGITAL I/O			
16	SCLK		Digital clock input. The specified performance range of frequencies for this input is 3.2 MHz to 8 MHz. This clock directly controls the conversion and readout processes.
15	DOUT		Digital data output. The output samples are clocked out of this pin on the falling edges of the SCLK pin.
14	DIN		Digital data input. The ADC088S052's Control Register is loaded through this pin on rising edges of the SCLK pin.
1	$\overline{CS}$		Chip select. On the falling edge of $\overline{CS}$, a conversion process begins. Conversions continue as long as $\overline{CS}$ is held low.
POWER SUPPLY			
2	V_A		Positive analog supply pin. This voltage is also used as the reference voltage. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with 1 μ F and 0.1 μ F monolithic ceramic capacitors located within 1 cm of the power pin.
13	V_D		Positive digital supply pin. This pin should be connected to a +2.7V to V_A supply, and bypassed to GND with a 0.1 μ F monolithic ceramic capacitor located within 1 cm of the power pin.
3	AGND		The ground return for the analog supply and signals.
12	DGND		The ground return for the digital supply and signals.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Analog Supply Voltage V_A		–0.3V to 6.5V
Digital Supply Voltage V_D		–0.3V to $V_A + 0.3V$, max 6.5V
Voltage on Any Pin to GND		–0.3V to $V_A + 0.3V$
Input Current at Any Pin ⁽³⁾		±10 mA
Package Input Current ⁽³⁾		±20 mA
Power Dissipation at $T_A = 25^\circ\text{C}$		See ⁽⁴⁾
ESD Susceptibility ⁽⁵⁾	Human Body Model	2500V
	Machine Model	250V
For soldering specifications see SNOA549		
Junction Temperature		+150°C
Storage Temperature		–65°C to +150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} < AGND$ or $V_{IN} > V_A$ or V_D), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (4) The absolute maximum junction temperature (T_{Jmax}) for this device is 150°C. The maximum allowable power dissipation is dictated by T_{Jmax} , the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula $P_{DMAX} = (T_{Jmax} - T_A)/\theta_{JA}$. In the 16-pin TSSOP, θ_{JA} is 96°C/W, so $P_{DMAX} = 1,200$ mW at 25°C and 625 mW at the maximum operating ambient temperature of 105°C. Note that the power consumption of this device under normal operation is a maximum of 12 mW. The values for maximum power dissipation listed above will be reached only when the ADC088S052 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO ohms

Operating Ratings⁽¹⁾⁽²⁾

Operating Temperature	–40°C ≤ T_A ≤ +105°C
V_A Supply Voltage	+2.7V to +5.25V
V_D Supply Voltage	+2.7V to V_A
Digital Input Voltage	0V to V_A
Analog Input Voltage	0V to V_A
Clock Frequency	50 kHz to 16 MHz

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

Package Thermal Resistance

Package	θ_{JA}
16-lead TSSOP on 4-layer, 2 oz. PCB	96°C / W

ADC088S052 Converter Electrical Characteristics⁽¹⁾

The following specifications apply for $V_A = V_D = +2.7V$ to $+5.25V$, $AGND = DGND = 0V$, $f_{SCLK} = 3.2\text{ MHz}$ to 8 MHz , $f_{SAMPLE} = 200\text{ kps}$ to 500 kps , and $C_L = 50\text{ pF}$, unless otherwise noted. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Typical	Limits ⁽²⁾	Units
STATIC CONVERTER CHARACTERISTICS					
	Resolution with No Missing Codes			8	Bits
INL	Integral Non-Linearity (End Point Method)		±0.05	±0.2	LSB (max)
DNL	Differential Non-Linearity		±0.06	±0.2	LSB (min)
V _{OFF}	Offset Error		+0.6	±0.7	LSB (max)
OEM	Offset Error Match		±0.02	±0.2	LSB (max)
FSE	Full Scale Error		+0.5	±0.6	LSB (max)
FSEM	Full Scale Error Match		±0.01	±0.2	LSB (max)
DYNAMIC CONVERTER CHARACTERISTICS					
FPBW	Full Power Bandwidth (−3dB)		8		MHz
SINAD	Signal-to-Noise Plus Distortion Ratio	f _{IN} = 40.2 kHz, −0.02 dBFS	49.6	49.2	dB (min)
SNR	Signal-to-Noise Ratio	f _{IN} = 40.2 kHz, −0.02 dBFS	49.6	49.3	dB (min)
THD	Total Harmonic Distortion	f _{IN} = 40.2 kHz, −0.02 dBFS	−70.6	−63.1	dB (max)
SFDR	Spurious-Free Dynamic Range	f _{IN} = 40.2 kHz, −0.02 dBFS	68.1	64.8	dB (min)
ENOB	Effective Number of Bits	f _{IN} = 40.2 kHz	7.95	7.88	Bits (min)
ISO	Channel-to-Channel Isolation	f _{IN} = 20 kHz	67.3		dB
IMD	Intermodulation Distortion, Second Order Terms	f _a = 19.5 kHz, f _b = 20.5 kHz	−75.0		dB
	Intermodulation Distortion, Third Order Terms	f _a = 19.5 kHz, f _b = 20.5 kHz	−69.4		dB
ANALOG INPUT CHARACTERISTICS					
V _{IN}	Input Range		0 to V _A		V
I _{DCL}	DC Leakage Current			±1	μA (max)
C _{INA}	Input Capacitance	Track Mode	33		pF
		Hold Mode	3		pF
DIGITAL INPUT CHARACTERISTICS					
V _{IH}	Input High Voltage	V _A = V _D = +2.7V to +3.6V		2.1	V (min)
		V _A = V _D = +4.75V to +5.25V		2.4	V (min)
V _{IL}	Input Low Voltage			0.8	V (max)
I _{IN}	Input Current	V _{IN} = 0V or V _D	±0.01	±1	μA (max)
C _{IND}	Digital Input Capacitance		2	4	pF (max)
DIGITAL OUTPUT CHARACTERISTICS					
V _{OH}	Output High Voltage	I _{SOURCE} = 200 μA,		V _D − 0.5	V (min)
V _{OL}	Output Low Voltage	I _{SINK} = 200 μA to 1.0 mA,		0.4	V (max)
I _{OZH} , I _{OZL}	Hi-Impedance Output Leakage Current			±1	μA (max)
C _{OUT}	Hi-Impedance Output Capacitance ⁽¹⁾		2	4	pF (max)
	Output Coding		Straight (Natural) Binary		

(1) The min/max specification limits are specified by design, test, or statistical analysis.

(2) Tested limits are ensured to TI's AOQL (Average Outgoing Quality Level).

ADC088S052 Converter Electrical Characteristics⁽¹⁾ (continued)

The following specifications apply for $V_A = V_D = +2.7V$ to $+5.25V$, $AGND = DGND = 0V$, $f_{SCLK} = 3.2$ MHz to 8 MHz, $f_{SAMPLE} = 200$ kps to 500 kps, and $C_L = 50pF$, unless otherwise noted. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Typical	Limits ⁽²⁾	Units
POWER SUPPLY CHARACTERISTICS (C _L = 10 pF)					
V _A , V _D	Analog and Digital Supply Voltages	V _A ≥ V _D		2.7	V (min)
				5.25	V (max)
I _A + I _D	Total Supply Current Normal Mode ($\overline{CS}$ low)	V _A = V _D = +2.7V to +3.6V, f _{SAMPLE} = 500 kSPS, f _{IN} = 40 kHz	0.4	1.0	mA (max)
		V _A = V _D = +4.75V to +5.25V, f _{SAMPLE} = 500 kSPS, f _{IN} = 40 kHz	1.3	1.7	mA (max)
	Total Supply Current Shutdown Mode (CS high)	V _A = V _D = +2.7V to +3.6V, f _{SCLK} = 0 ksp/s	10		nA
		V _A = V _D = +4.75V to +5.25V, f _{SCLK} = 0 ksp/s	30		nA
P _C	Power Consumption Normal Mode ($\overline{CS}$ low)	V _A = V _D = +3.0V f _{SAMPLE} = 500 kSPS, f _{IN} = 40 kHz	1.2	3.0	mW (max)
		V _A = V _D = +5.0V f _{SAMPLE} = 500 kSPS, f _{IN} = 40 kHz	6.5	8.5	mW (max)
	Power Consumption Shutdown Mode (CS high)	V _A = V _D = +3.0V f _{SCLK} = 0 ksp/s	0.03		μW
		V _A = V _D = +5.0V f _{SCLK} = 0 ksp/s	0.15		μW
AC ELECTRICAL CHARACTERISTICS					
f _{SCLKMIN}	Minimum Clock Frequency		0.8	3.2	MHz (min)
f _{SCLK}	Maximum Clock Frequency		16	8	MHz (max)
f _S	Sample Rate Continuous Mode		50	200	ksp/s (min)
			1000	500	ksp/s (max)
t _{CONVERT}	Conversion (Hold) Time			13	SCLK cycles
DC	SCLK Duty Cycle		30	40	% (min)
			70	60	% (max)
t _{ACQ}	Acquisition (Track) Time			3	SCLK cycles
	Throughput Time	Acquisition Time + Conversion Time		16	SCLK cycles
t _{AD}	Aperture Delay		4		ns

ADC088S052 Timing Specifications

The following specifications apply for $V_A = V_D = +2.7V$ to $+5.25V$, $AGND = DGND = 0V$, $f_{SCLK} = 3.2$ MHz to 8 MHz, $f_{SAMPLE} = 200$ kps to 500 kps, and $C_L = 50pF$. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Typical	Limits ⁽¹⁾	Units
t_{CSH}	$\overline{CS}$ Hold Time after SCLK Rising Edge		0	10	ns (min)
t_{CSS}	$\overline{CS}$ Setup Time prior to SCLK Rising Edge		5	10	ns (min)
t_{EN}	$\overline{CS}$ Falling Edge to DOUT enabled		5	30	ns (max)
t_{DACC}	DOUT Access Time after SCLK Falling Edge		17	27	ns (max)
t_{DHLD}	DOUT Hold Time after SCLK Falling Edge		4		ns (typ)
t_{DS}	DIN Setup Time prior to SCLK Rising Edge		3	10	ns (min)
t_{DH}	DIN Hold Time after SCLK Rising Edge		3	10	ns (min)
t_{CH}	SCLK High Time			0.4 x t_{SCLK}	ns (min)
t_{CL}	SCLK Low Time			0.4 x t_{SCLK}	ns (min)

(1) Tested limits are ensured to TI's AOQL (Average Outgoing Quality Level).

ADC088S052 Timing Specifications (continued)

The following specifications apply for $V_A = V_D = +2.7V$ to $+5.25V$, $AGND = DGND = 0V$, $f_{SCLK} = 3.2\text{ MHz}$ to 8 MHz , $f_{SAMPLE} = 200\text{ kps}$ to 500 kps , and $C_L = 50\text{ pF}$. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Typical	Limits ⁽¹⁾	Units
t_{DIS}	$\overline{CS}$ Rising Edge to DOUT High-Impedance	DOUT falling	2.4	20	ns (max)
		DOUT rising	0.9	20	ns (max)

Timing Diagrams




Figure 1. ADC088S052 Operational Timing Diagram




Figure 2. ADC088S052 Serial Timing Diagram




Figure 3. SCLK and $\overline{CS}$ Timing Parameters

Specification Definitions

ACQUISITION TIME is the time required for the ADC to acquire the input voltage. During this time, the hold capacitor is charged by the input voltage.

APERTURE DELAY is the time between the fourth falling edge of SCLK and the time when the input signal is internally acquired or held for conversion.

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

CHANNEL-TO-CHANNEL ISOLATION is resistance to coupling of energy from one channel into another channel.

CROSSTALK is the coupling of energy from one channel into another channel. This is similar to Channel-to-Channel Isolation, except for the sign of the data.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as $(\text{SINAD} - 1.76) / 6.02$ and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

FULL SCALE ERROR (FSE) is a measure of how far the last code transition is from the ideal $1\frac{1}{2}$ LSB below V_{REF}^+ and is defined as:

$$V_{\text{FSE}} = V_{\text{max}} + 1.5 \text{ LSB} - V_{\text{REF}}^+ \quad (1)$$

where V_{max} is the voltage at which the transition to the maximum code occurs. FSE can be expressed in Volts, LSB or percent of full scale range.

GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal ($V_{\text{REF}} - 1.5$ LSB), after adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale ($\frac{1}{2}$ LSB below the first code transition) through positive full scale ($\frac{1}{2}$ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to an individual ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. Second order products are $f_a \pm f_b$, where f_a and f_b are the two sine wave input frequencies. Third order products are $(2f_a \pm f_b)$ and $(f_a \pm 2f_b)$. IMD is usually expressed in dB.

MISSING CODES are those output codes that will never appear at the ADC outputs. These codes cannot be reached with any input value. The ADC088S052 is specified not to have any missing codes.

OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal where a spurious signal is any signal present in the output spectrum that is not present at the input, including harmonics but excluding d.c.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

$$\text{THD} = 20 \cdot \log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}} \quad (2)$$

where A_{f1} is the RMS power of the input frequency at the output and A_{f2} through A_{f6} are the RMS power in the first 5 harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversions. It is the acquisition time plus the conversion and read out times. In the case of the ADC088S052, this is 16 SCLK periods.

Typical Performance Characteristics

$V_A = V_D = +5.0\text{V}$, $T_A = +25^\circ\text{C}$, $f_{\text{SAMPLE}} = 500\text{ kpsps}$, $f_{\text{SCLK}} = 8\text{ MHz}$, $f_{\text{IN}} = 40.2\text{ kHz}$ unless otherwise stated.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

Typical Performance Characteristics (continued)

$V_A = V_D = +5.0\text{V}$, $T_A = +25^\circ\text{C}$, $f_{\text{SAMPLE}} = 500\text{ kps}$, $f_{\text{SCLK}} = 8\text{ MHz}$, $f_{\text{IN}} = 40.2\text{ kHz}$ unless otherwise stated.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.

Typical Performance Characteristics (continued)

$V_A = V_D = +5.0V$, $T_A = +25^\circ C$, $f_{SAMPLE} = 500$ kps, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.

Typical Performance Characteristics (continued)

$V_A = V_D = +5.0V$, $T_A = +25^\circ C$, $f_{SAMPLE} = 500$ kps, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.

Typical Performance Characteristics (continued)

$V_A = V_D = +5.0V$, $T_A = +25^\circ C$, $f_{SAMPLE} = 500$ kps, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.




Figure 33.

Functional Description

The ADC088S052 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter.

ADC088S052 OPERATION

Simplified block diagrams of the ADC088S052 in both track and hold operation are shown in [Figure 34](#) and [Figure 35](#) respectively. In [Figure 34](#), the ADC088S052 is in track mode: switch SW1 connects the sampling capacitor to one of eight analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC088S052 is in this state for the first three SCLK cycles after $\overline{CS}$ is brought low.

[Figure 35](#) shows the ADC088S052 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge to or from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC088S052 is in this state for the last thirteen SCLK cycles after $\overline{CS}$ is brought low.




Figure 34. ADC088S052 in Track Mode




Figure 35. ADC088S052 in Hold Mode

SERIAL INTERFACE

An operational timing diagram and a serial interface timing diagram for the ADC088S052 are shown in [Timing Diagrams](#) section. $\overline{CS}$, chip select, initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC088S052's Control Register is placed at DIN, the serial data input pin. New data is written to the ADC at DIN with each conversion.

A serial frame is initiated on the falling edge of $\overline{CS}$ and ends on the rising edge of $\overline{CS}$. Each frame must contain an integer multiple of 16 rising SCLK edges. The ADC's DOUT pin is in a high impedance state when $\overline{CS}$ is high and is active when $\overline{CS}$ is low. Thus, $\overline{CS}$ acts as an output enable. Similarly, SCLK is internally gated off when $\overline{CS}$ is brought high.

During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13 SCLK cycles the conversion is accomplished and the data is clocked out. SCLK falling edges 1 through 4 clock out leading zeros, falling edges 5 through 12 clock out the conversion result, MSB first, and falling edges 13 through 16 clock out trailing zeros. If there is more than one conversion in a frame (continuous conversion mode), the ADC will re-enter the track mode on the falling edge of SCLK after the N*16th rising edge of SCLK and re-enter the hold/convert mode on the N*16+4th falling edge of SCLK. "N" is an integer value.

The ADC088S052 enters track mode under three different conditions. In [Figure 1](#), $\overline{CS}$ goes low with SCLK high and the ADC enters track mode on the first falling edge of SCLK. In the second condition, $\overline{CS}$ goes low with SCLK low. Under this condition, the ADC automatically enters track mode and the falling edge of $\overline{CS}$ is seen as the first falling edge of SCLK. In the third condition, $\overline{CS}$ and SCLK go low within the times defined by t_{CSU} and t_{CLH} . While there is no timing restriction with respect to the rising edges of $\overline{CS}$ and SCLK, it is best to strictly observe the minimum t_{CSU} and T_{CLH} times given in the Timing Specifications to prevent uncertainty as to when data begins clocking in at DIN.

While a conversion is in progress, the address of the next input for conversion is clocked into a control register through the DIN pin on the first 8 rising edges of SCLK after the fall of $\overline{CS}$. See [Table 1](#) [Table 2](#) [Table 3](#). That is, the address for the NEXT conversion to be run is loaded at the beginning of the current conversion.

There is no need to incorporate a power-up delay or dummy conversion as the ADC088S052 is able to acquire the input signal to full resolution in the first conversion immediately following power-up. The first conversion result after power-up will be that of IN0.

Table 1. Control Register Bits

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DONTC	DONTC	ADD2	ADD1	ADD0	DONTC	DONTC	DONTC

Table 2. Control Register Bit Descriptions

Bit #:	Symbol:	Description
7, 6, 2, 1, 0	DONTC	Don't care. The values of these bits do not affect the device.
5	ADD2	These three bits determine which input channel will be sampled and converted at the next conversion cycle. The mapping between codes and channels is shown in Table 3 .
4	ADD1	
3	ADD0	

Table 3. Input Channel Selection

ADD2	ADD1	ADD0	Input Channel
0	0	0	IN0 (Default)
0	0	1	IN1
0	1	0	IN2
0	1	1	IN3
1	0	0	IN4
1	0	1	IN5
1	1	0	IN6
1	1	1	IN7

ADC088S052 TRANSFER FUNCTION

The output format of the ADC088S052 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC088S052 is $V_A / 256$. The ideal transfer characteristic is shown in Figure 36. The transition from an output code of 0000 0000 to a code of 0000 0001 is at $1/2$ LSB, or a voltage of $V_A / 512$. Other code transitions occur at steps of one LSB.




Figure 36. Ideal Transfer Characteristic

ANALOG INPUTS

An equivalent circuit for one of the ADC088S052's input channels is shown in Figure 37. Diodes D1 and D2 provide ESD protection for the analog inputs. The operating range for the analog inputs is 0 V to V_A . Going beyond this range will cause the ESD diodes to conduct and result in erratic operation. For this reason, these ESD diodes should NOT be used to clamp the input signal.

The capacitor C1 in Figure 37 has a typical value of 3 pF and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch and is typically 500 ohms. Capacitor C2 is the ADC088S052 sampling capacitor, and is typically 30 pF. The ADC088S052 will deliver best performance when driven by a low-impedance source (less than 100 ohms). This is especially important when using the ADC088S052 to sample dynamic signals. Also important when sampling dynamic signals is a band-pass or low-pass filter which reduces harmonics and noise in the input.




Figure 37. Equivalent Input Circuit

DIGITAL INPUTS AND OUTPUTS

The ADC088S052's digital inputs (SCLK, $\overline{CS}$, and DIN) have an operating range of 0 V to V_A . They are not prone to latch-up and may be asserted before the digital supply (V_D) without any risk. The digital output (DOUT) operating range is controlled by V_D . The output high voltage is $V_D - 0.5V$ (min) while the output low voltage is 0.4V (max).

APPLICATIONS INFORMATION

TYPICAL APPLICATION CIRCUIT

A typical application is shown in Figure 38. The split analog and digital supply pins are both powered, in this example, by the TI LP2950 low-dropout voltage regulator. The analog supply is bypassed with a capacitor network located close to the ADC088S052. The digital supply is separated from the analog supply by an isolation resistor and bypassed with additional capacitors. The ADC088S052 uses the analog supply (V_A) as its reference voltage, so it is very important that V_A be kept as clean as possible. Due to the low power requirements of the ADC088S052, it is also possible to use a precision reference as a power supply.

To minimize the error caused by the changing input capacitance of the ADC088S052, a capacitor is connected from each input pin to ground. The capacitor, which is much larger than the input capacitance of the ADC088S052 when in track mode, provides the current to quickly charge the sampling capacitor of the ADC088S052. An isolation resistor is added to isolate the load capacitance from the input source.




Figure 38. Typical Application Circuit

POWER SUPPLY CONSIDERATIONS

There are three major power supply concerns with this product: power supply sequencing, power management, and the effect of digital supply noise on the analog supply.

Power Supply Sequence

The ADC088S052 is a dual-supply device. The two supply pins share ESD resources, so care must be exercised to ensure that the power is applied in the correct sequence. To avoid turning on the ESD diodes, the digital supply (V_D) cannot exceed the analog supply (V_A) by more than 300 mV, not even on a transient basis. Therefore, V_A must ramp up before or concurrently with V_D .

Power Management

The ADC088S052 is fully powered-up whenever $\overline{CS}$ is low and fully powered-down whenever $\overline{CS}$ is high, with one exception. If operating in continuous conversion mode, the ADC088S052 automatically enters power-down mode between SCLK's 16th falling edge of a conversion and the SCLK's 1st falling edge of the subsequent conversion (see Figure 1).

In continuous conversion mode, the ADC088S052 can perform multiple conversions back to back. Each conversion requires 16 SCLK cycles and the ADC088S052 will perform conversions continuously as long as $\overline{CS}$ is held low. Continuous mode offers maximum throughput.

In burst mode, the user may trade off throughput for power consumption by performing fewer conversions per unit time. This means spending more time in power-down mode and less time in normal mode. By utilizing this technique, the user can achieve very low sample rates while still utilizing an SCLK frequency within the electrical specifications. The [Power Consumption vs. SCLK](#) curve in the [Typical Performance Characteristics](#) section shows the typical power consumption of the ADC088S022 in the continuous conversion mode. Burst mode power is calculated as shown below:

$$P_C = \frac{t_N}{t_N + t_S} \times P_N + \frac{t_S}{t_N + t_S} \times P_S$$

Power Consumption Equation

where

- P_C is average power consumption
- (t_N) is the time in the normal (continuous conversion) mode
- t_S is the time in shut down mode
- P_N is the power consumption in the normal mode
- P_S is the power consumption in the shutdown mode

Power Supply Noise Considerations

The charging of any output load capacitance requires current from the digital supply, V_D . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the digital supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, if the analog and digital supplies are tied directly together, the noise in the on-chip digital supply will be coupled directly into the analog supply, causing greater performance degradation than would noise on the digital supply alone. Similarly, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater the noise coupled into the analog channel.

The first solution to keeping digital noise out of the analog supply is to decouple the analog and digital supplies from each other or use separate supplies for them. To keep noise out of the digital supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 50 pF, use a 100 Ω series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and maintain noise performance. Since the series resistor and the load capacitance form a low frequency pole, verify signal integrity once the series resistor has been added.

LAYOUT AND GROUNDING

Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry and keep the clock line as short as possible.

Digital circuits create substantial supply and ground current transients. The logic noise generated could have significant impact upon system noise performance. To avoid performance degradation of the ADC088S052 due to supply noise, do not use the same supply for the ADC088S052 that is used for digital logic.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. However, to maximize accuracy in mixed signal systems, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. In addition, the clock line should also be treated as a transmission line and be properly terminated.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

We recommend the use of a single, uniform ground plane and the use of split power planes. The power planes should be located within the same board layer. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry and I/O lines should be placed over the digital power plane. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the analog ground plane at a single, quiet point.

REVISION HISTORY

Changes from Revision E (March 2013) to Revision F	Page
• Changed layout of National Data Sheet to TI format	18

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADC088S052CIMT/NOPB	ACTIVE	TSSOP	PW	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	088S052 CIMT	Samples
ADC088S052CIMTX/NOPB	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	088S052 CIMT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC088S052CIMTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC088S052CIMTX/NOP B	TSSOP	PW	16	2500	367.0	367.0	35.0



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated