

BGU7075

Analog controlled high linearity low noise variable gain amplifier

Rev. 4 — 15 February 2017 Product data sheet

1. Product profile

1.1 General description

The BGU7075 is, also known as the BTS5001H, a fully integrated analog-controlled variable gain amplifier module. Its low noise and high linearity performance makes it ideal for sensitive receivers in cellular base station applications. The BGU7075 is designed for the 2305 MHz to 2570 MHz frequency range. It has a gain control range of more than 35 dB. At maximum gain the noise figure is 1.12 dB. The gain is analog-controlled having maximum gain at 0 V and minimum gain at 3.3 V. The LNA has two gain settings, extending the dynamic range. The BGU7075 is internally matched to 50 Ω, meaning no external matching is required, enabling ease of use. It is housed in a 16 pins 8 mm × 8 mm × 1.3 mm leadless HLQFN16R package SOT1301.

1.2 Features and benefits

- Input and output internally matched to 50 Ω
- Low noise figure of 1.12 dB
- High input IP3 of 0.8 dBm
- High $P_{i(1dB)}$ of −12 dBm
- LNA with 2 gain settings, giving high dynamic range
- Gain control range of 0 dB to 35 dB
- Single 5 V supply
- Single analog gain control of 0 V to 3.3 V
- Unconditionally stable up to 12.75 GHz
- Moisture sensitivity level 3
- ESD protection at all pins

1.3 Applications

- Cellular base stations, remote radio heads
- 3G, LTE infrastructure
- Low noise applications with variable gain and high linearity requirements
- Active antenna

1.4 Quick reference data

Table 1. Quick reference data

GS = LOW (see Table 9); V_{CC1} = 5 V; V_{CC2} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters have been characterized at the device RF input and RF output terminals.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f = 2535 MHz						
$I_{CC(tot)}$	total supply current	$V_{ctrl(Gp)}$ = 0 V	230	264	280	mA
NF	noise figure	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	1.12	-	dB
		G_p = 35 dB	-	1.26	1.4	dB
$IP3_I$	input third-order intercept point	G_p = 35 dB; 2-tone; tone-spacing = 1.0 MHz	−1	+0.8	-	dBm
$P_{i(1dB)}$	input power at 1 dB gain compression	G_p = 35 dB	−13.0	−12.0	-	dBm
f = 2310 MHz						
$I_{CC(tot)}$	total supply current	$V_{ctrl(Gp)}$ = 0 V	230	264	280	mA
NF	noise figure	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	0.98	-	dB
		G_p = 35 dB	-	1.23	-	dB
$IP3_I$	input third-order intercept point	G_p = 35 dB; 2-tone; tone-spacing = 1.0 MHz	-	0.8	-	dBm
$P_{i(1dB)}$	input power at 1 dB gain compression	G_p = 35 dB	-	−12.4	-	dBm

2. Pinning information

2.1 Pinning



Fig 1. Pin configuration

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

2.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
RF_IN	1	RF input
GND	2, 11, 13, 16	ground
GS	3	gain switch control
i.c.	4, 10	internally connected. Can either be left open or grounded
i.c.	5	internally connected. Can either be left open, grounded or connected to V_{CC}
n.c.	6, 7	not connected. Internally left open
i.c.	8	internally connected to ground
$V_{ctrl(Gp)}$	9	power gain control voltage
RF_OUT	12	RF output
V_{CC2}	14	supply voltage 2
V_{CC1}	15	supply voltage 1

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BGU7075	HLQFN16R	plastic thermal enhanced low profile quad flat package; no leads; 16 terminals; body 8 × 8 × 1.3 mm	SOT1301-1

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

4. Functional diagram



Fig 2. Functional diagram

5. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		0	6	V
$V_{ctrl(Gp)}$	power gain control voltage		−1	+3.6	V
$V_{I(GS)}$	input voltage on pin GS		−1	+3.6	V
$P_{i(RF)CW}$	continuous waveform RF input power	$V_{ctrl(Gp)}$ = 0 V			
		high gain mode [1]	-	10	dBm
		low gain mode [2]	-	10	dBm
T_j	junction temperature		-	150	°C
T_{stg}	storage temperature		−40	+150	°C
V_{ESD}	electrostatic discharge voltage	Human Body Model (HBM) According to ANSI/ESDA/JEDEC standard JS-001	-	±2	kV
		Charged Device Model (CDM) According to JEDEC standard JESD22-C101	-	±750	V

[1] high gain mode: GS = LOW (see Table 9).

[2] low gain mode: GS = HIGH (see Table 9).

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

6. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC1}	supply voltage 1		4.75	5	5.25	V
V_{CC2}	supply voltage 2		4.75	5	5.25	V
$V_{ctrl(Gp)}$	power gain control voltage		0	-	3.3	V
$V_{I(GS)}$	input voltage on pin GS		0	-	3.3	V
Z_0	characteristic impedance		-	50	-	Ω
T_{case}	case temperature		–40	-	+85	°C

7. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j\text{-}case)}$	thermal resistance from junction to case	[1]	43	K/W

[1] The case temperature is measured at the ground solder pad.

8. Characteristics

Table 7. Characteristics high gain mode

GS = LOW (see Table 9); V_{CC1} = 5 V; V_{CC2} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters have been characterized at the device RF input and RF output terminals.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f = 2535 MHz						
$I_{CC(tot)}$	total supply current	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	230	264	280	mA
$G_{p(min)}$	minimum power gain	$V_{ctrl(Gp)}$ = 3.3 V	-	5.8	-	dB
$G_{p(max)}$	maximum power gain	$V_{ctrl(Gp)}$ = 0 V	-	37.0	-	dB
$G_{p(flat)}$	power gain flatness	2500 MHz ≤ f ≤ 2570 MHz; 18 dB ≤ G_p ≤ 35 dB	-	0.5	-	dB
NF	noise figure	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	1.12	-	dB
		G_p = 35 dB	-	1.26	1.4	dB
		G_p = 18 dB	-	5.58	-	dB
$IP3_I$	input third-order intercept point	2-tone; tone-spacing = 1.0 MHz				
		G_p = 35 dB	–1	+0.8	-	dBm
		G_p = 30 dB	-	3.5	-	dBm
		G_p = 29 dB	-	3.9	-	dBm
		G_p = 18 dB	-	5.2	-	dBm
$P_{i(1dB)}$	input power at 1 dB gain compression	G_p = 35 dB	–13.0	–12.0	-	dBm
		G_p = 30 dB	-	–8.3	-	dBm
		G_p = 29 dB	-	–7.8	-	dBm
		G_p = 18 dB	-	–5.7	-	dBm
RL_{in}	input return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	21.9	-	dB
		G_p = 35 dB	-	22.5	-	dB

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Table 7. Characteristics high gain mode *…continued*

GS = LOW (see Table 9); V_{CC1} = 5 V; V_{CC2} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters have been characterized at the device RF input and RF output terminals.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
RL_{out}	output return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	21.4	-	dB
K	Rollett stability factor	0 GHz ≤ f ≤ 12.75 GHz	1	-	-	
f = 2310 MHz						
$I_{CC(tot)}$	total supply current	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	230	264	280	mA
$G_{p(min)}$	minimum power gain	$V_{ctrl(Gp)}$ = 3.3 V	-	8.4	-	dB
$G_{p(max)}$	maximum power gain	$V_{ctrl(Gp)}$ = 0 V	-	38.3	-	dB
$G_{p(flat)}$	power gain flatness	2305 MHz ≤ f ≤ 2320 MHz; 18 dB ≤ G_p ≤ 35 dB	-	0.1	-	dB
NF	noise figure	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	0.98	-	dB
		G_p = 35 dB	-	1.23	-	dB
		G_p = 18 dB	-	5.81	-	dB
$IP3_I$	input third-order intercept point	2-tone; tone-spacing = 1.0 MHz				
		G_p = 35 dB	-	0.8	-	dBm
		G_p = 30 dB	-	3.2	-	dBm
		G_p = 29 dB	-	3.5	-	dBm
		G_p = 18 dB	-	4.3	-	dBm
$P_{i(1dB)}$	input power at 1 dB gain compression	G_p = 35 dB	-	−12.4	-	dBm
		G_p = 30 dB	-	−9.0	-	dBm
		G_p = 29 dB	-	−8.6	-	dBm
		G_p = 18 dB	-	−7.0	-	dBm
RL_{in}	input return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	28.3	-	dB
		G_p = 35 dB	-	23.8	-	dB
RL_{out}	output return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	24.9	-	dB
K	Rollett stability factor	0 GHz ≤ f ≤ 12.75 GHz	1	-	-	

Table 8. Characteristics low gain mode

GS = HIGH (see Table 9); V_{CC1} = 5 V; V_{CC2} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters have been characterized at the device RF input and RF output terminals.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f = 2535 MHz						
$I_{CC(tot)}$	total supply current	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	230	264	280	mA
$G_{p(min)}$	minimum power gain	$V_{ctrl(Gp)}$ = 3.3 V	-	−10.7	-	dB
$G_{p(max)}$	maximum power gain	$V_{ctrl(Gp)}$ = 0 V	-	20.9	-	dB
$G_{p(flat)}$	power gain flatness	2500 MHz ≤ f ≤ 2570 MHz; 3 dB ≤ G_p ≤ 17 dB	-	0.4	-	dB
NF	noise figure	G_p = 17 dB	-	10.4	-	dB
		G_p = 3 dB	-	19.7	-	dB

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Table 8. Characteristics low gain mode *...continued*

GS = HIGH (see Table 9); V_{CC1} = 5 V; V_{CC2} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters have been characterized at the device RF input and RF output terminals.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$IP3_I$	input third-order intercept point	2-tone; tone-spacing = 1.0 MHz				
		G_p = 17 dB	-	17.9	-	dBm
		G_p = 12 dB	-	20.3	-	dBm
		G_p = 11 dB	-	20.7	-	dBm
		G_p = 3 dB	-	22.0	-	dBm
$P_{i(1dB)}$	input power at 1 dB gain compression	G_p = 17 dB	-	5.5	-	dBm
		G_p = 12 dB	-	8.6	-	dBm
		G_p = 11 dB	-	9.0	-	dBm
		G_p = 3 dB	-	10.4	-	dBm
RL_{in}	input return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	38.9	-	dB
		G_p = 17 dB	-	28	-	dB
RL_{out}	output return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	15.0	-	dB
K	Rollett stability factor	0 GHz ≤ f ≤ 12.75 GHz	1	-	-	
f = 2310 MHz						
$I_{CC(tot)}$	total supply current	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	230	264	280	mA
$G_{p(min)}$	minimum power gain	$V_{ctrl(Gp)}$ = 3.3 V	-	−8.7	-	dB
$G_{p(max)}$	maximum power gain	$V_{ctrl(Gp)}$ = 0 V	-	21.6	-	dB
$G_{p(flat)}$	power gain flatness	2305 MHz ≤ f ≤ 2320 MHz; 3 dB ≤ G_p ≤ 17 dB	-	0.0	-	dB
NF	noise figure	G_p = 17 dB	-	10.7	-	dB
		G_p = 3 dB	-	20.1	-	dB
$IP3_I$	input third-order intercept point	2-tone; tone-spacing = 1.0 MHz				
		G_p = 17 dB	-	18.1	-	dBm
		G_p = 12 dB	-	19.6	-	dBm
		G_p = 11 dB	-	19.9	-	dBm
		G_p = 3 dB	-	21.3	-	dBm
$P_{i(1dB)}$	input power at 1 dB gain compression	G_p = 17 dB	-	5.5	-	dBm
		G_p = 12 dB	-	7.9	-	dBm
		G_p = 11 dB	-	8.3	-	dBm
		G_p = 3 dB	-	9.9	-	dBm
RL_{in}	input return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	18.3	-	dB
		G_p = 17 dB	-	19.5	-	dB
RL_{out}	output return loss	$V_{ctrl(Gp)}$ = 0 V (maximum power gain)	-	22.3	-	dB
K	Rollett stability factor	0 GHz ≤ f ≤ 12.75 GHz	1	-	-	

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Table 9. Gain switch truth table

V_{CC1} = 5 V; V_{CC2} = 5 V; –40 °C ≤ T_{amb} ≤ +85 °C

Gain mode	GS	
	logic	$V_{I(GS)}$
high gain mode	LOW	0 V to 0.5 V
low gain mode	HIGH	2 V to 3.3 V

8.1 Graphs



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V.

(1) T_{amb} = –40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 3. Power gain as a function of frequency in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V.

(1) T_{amb} = –40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 4. Power gain as a function of frequency in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V.

(1) T_{amb} = –40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 5. Input return loss as a function of frequency in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V.

(1) T_{amb} = –40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 6. Input return loss as a function of frequency in low gain mode; typical values



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V; T_{amb} = 25 °C.

Fig 7. S-parameters as a function of frequency in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V; T_{amb} = 25 °C.

Fig 8. S-parameters as a function of frequency in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 9. Rollet stability factor as a function of frequency in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; $V_{ctrl(Gp)}$ = 0 V.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 10. Rollet stability factor as a function of frequency in low gain mode; typical values



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 11. Input third-order intercept point as a function of power gain in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 12. Input third-order intercept point as a function of power gain in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 13. Input third-order intercept point as a function of power gain in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 14. Input third-order intercept point as a function of power gain in low gain mode; typical values



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 15. Input power at 1 dB gain compression as a function of power gain in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 16. Input power at 1 dB gain compression as a function of power gain in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 17. Input power at 1 dB gain compression as a function of power gain in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 18. Input power at 1 dB gain compression as a function of power gain in low gain mode; typical values



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 19. Noise figure as a function of power gain in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 20. Noise figure as a function of power gain in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 21. Noise figure as a function of power gain in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 22. Noise figure as a function of power gain in low gain mode; typical values



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 23. Power gain as a function of power gain control voltage in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2535 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 24. Power gain as a function of power gain control voltage in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



GS = LOW; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 25. Power gain as a function of power gain control voltage in high gain mode; typical values



GS = HIGH; V_{CC1} = 5 V; V_{CC2} = 5 V; f = 2310 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 26. Power gain as a function of power gain control voltage in low gain mode; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

9. Application information



See Table 10 for a list of components.

Fig 27. Schematic layout for application circuit

Table 10. List of components

For application circuit see Figure 27.

Component	Description	Value	Remarks
C1, C2	capacitor	1 nF	SMD 0402; Murata GRM1555 series
C3, C4, C9, C10	capacitor	100 pF	SMD 0402; Murata GRM1555 series
C11, C12	capacitor	100 nF	SMD 0402; Murata GRM1555 series
L1, L2	inductor	10 nH	SMD 0402; Murata LQG15 series

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

10. Package outline

HLQFN16R: plastic thermal enhanced low profile quad flat package; no leads; 16 terminals; body 8 x 8 x 1.3 mm **SOT1301-1**



Dimensions

Unit		A	b	D	D_h	E	E_h	e	e_1	e_2	L	L_1	v	w	y	y_1
	max	1.40	0.75	8.1	5.85	8.1	5.85				0.75	0.15				
mm	nom	1.30	0.70	8.0	5.80	8.0	5.80	1.42	4.26	4.26	0.70	0.10	0.1	0.05	0.08	0.1
	min	1.25	0.65	7.9	5.75	7.9	5.75				0.65	0.05				

sot1301-1_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1301-1						~~11-08-23~~ 11-08-29

Fig 28. Package outline SOT1301-1 (HLQFN16R)

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

11. Abbreviations

Table 11. Abbreviations

Acronym	Description
3G	3rd Generation
ESD	ElectroStatic Discharge
IP3	3rd order Intercept Point
LNA	Low Noise Amplifier
LTE	Long Term Evolution

12. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BGU7075 v.4	20170215	Product data sheet	-	BGU7075 v.3
Modifications:	• Table 1 on page 2: updated the values for $I_{CC(tot)}$			
	• Table 7 on page 5: updated the values for $I_{CC(tot)}$			
	• Table 8 on page 6: updated the values for $I_{CC(tot)}$			
BGU7075 v.3	20170120	Product data sheet	-	BGU7075 v.2
Modifications:	• Section 1 on page 1: added BTS5001H according to our new naming convention			
BGU7075 v.2	20161215	Product data sheet	-	BGU7075 v.1
Modifications:	• Table 6 on page 5: The value for $R_{th(j\text{-}case)}$ has been updated.			
BGU7075 v.1	20141008	Product data sheet	-	-

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

15. Contents

1	**Product profile**	**1**
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	2
2	**Pinning information**	**2**
2.1	Pinning	2
2.2	Pin description	3
3	**Ordering information**	**3**
4	**Functional diagram**	**4**
5	**Limiting values**	**4**
6	**Recommended operating conditions**	**5**
7	**Thermal characteristics**	**5**
8	**Characteristics**	**5**
8.1	Graphs	8
9	**Application information**	**15**
10	**Package outline**	**16**
11	**Abbreviations**	**17**
12	**Revision history**	**17**
13	**Legal information**	**18**
13.1	Data sheet status	18
13.2	Definitions	18
13.3	Disclaimers	18
13.4	Trademarks	19
14	**Contact information**	**19**
15	**Contents**	**20**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2017. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 February 2017
Document identifier: BGU7075