

# INA28x-Q1 汽车级、-14V 至 +80V、双向、高精度、 低侧/高侧、电压输出、分流监控器

## 1 特性

- 符合汽车 应用标准
- 具有符合 AEC-Q100 标准的下列结果
  - 器件温度 1 级: -40°C 至 +125°C 环境温度范围
  - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 H2
  - 器件组件充电模式 (CDM) ESD 分类等级 C5
- 宽共模电压范围: -14V 至 +80V
- 偏移电压:  $\pm 20\mu\text{V}$
- 共模抑制比 (CMRR): 140dB
- 精度:
  - $\pm 1.4\%$  增益误差 (最大值)
  - $0.3\mu\text{V}/^\circ\text{C}$  偏移漂移
  - $0.005\%/^\circ\text{C}$  增益漂移 (最大值)
- 可用的增益:
  - 50 V/V: INA282-Q1
  - 100 V/V: INA286-Q1
  - 200 V/V: INA283-Q1
  - 500 V/V: INA284-Q1
  - 1000 V/V: INA285-Q1
- 静态电流:  $900\mu\text{A}$  (最大值)

## 2 应用

- 电动车 (EV) 和混合动力汽车 (HEV) 电池管理
- EV 和 HEV 充电器
- 电动助力转向 (EPS) 系统
- 车身控制模块
- 刹车系统
- 电子稳定性控制 (ESC) 系统

## 3 说明

INA28x-Q1 系列包括 INA282-Q1、INA283-Q1、INA284-Q1、INA285-Q1 和 INA286-Q1 器件。这些器件是电压输出分流监控器，能够在 -14V 至 +80V 范围内的共模电压下感测分流器两端的压降，与电源电压无关。零漂移架构的低偏移使得电流感测的分流器两端的最大压降低至 10 mV 的满量程。


这些电流感测放大器可由电压为 2.7V 至 18V 的单电源供电，最大电源电流消耗为  $900\mu\text{A}$ 。这些器件的额定扩展工作温度范围为 -40°C 至 +125°C，并且采用 SOIC-8 和 VSSOP-8 封装。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
INA28xAQDRQ1	SOIC (8)	4.90mm x 3.91mm
INA28xAQDGKRQ1	VSSOP (8)	3.00mm x 3.00mm

(1) 要了解所有可用封装，请参见数据表末尾的封装选项附录。

详细方框图



## 目录

1	特性 .....	1	7.4	Device Functional Modes .....	15
2	应用 .....	1	<b>8</b>	<b>Application and Implementation</b> .....	<b>20</b>
3	说明 .....	1	8.1	Application Information .....	20
4	修订历史记录 .....	2	8.2	Typical Applications .....	21
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>25</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>25</b>
6.1	Absolute Maximum Ratings .....	4	10.1	Layout Guidelines .....	25
6.2	ESD Ratings .....	4	10.2	Layout Example .....	25
6.3	Recommended Operating Conditions .....	4	<b>11</b>	<b>器件和文档支持</b> .....	<b>26</b>
6.4	Thermal Information .....	4	11.1	相关链接 .....	26
6.5	Electrical Characteristics .....	5	11.2	社区资源 .....	26
6.6	Typical Characteristics .....	7	11.3	商标 .....	26
<b>7</b>	<b>Detailed Description</b> .....	<b>13</b>	11.4	静电放电警告 .....	26
7.1	Overview .....	13	11.5	Glossary .....	26
7.2	Functional Block Diagram .....	13	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>26</b>
7.3	Feature Description .....	14			

## 4 修订历史记录

### Changes from Revision A (July 2015) to Revision B


Page

### Changes from Original (March 2012) to Revision A

Page

•	已将 VSSOP 封装从产品预览改为量产数据 .....	1
•	已将数据表标题从高精度、宽共模范围、双向电流监控器零漂移系列改为 <i>INA28x-Q1</i> 汽车级、-14V 至 +80V、双向、高精度、低侧/高侧、电压输出、分流监控器 .....	1
•	已添加 DGK (VSSOP) 封装至数据表 .....	1
•	已更改应用 .....	1
•	更改了首页图 .....	1
•	Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	3
•	Added R <sub>VRR</sub> as symbol for reference rejection ratio .....	5
•	Changed order of figures in <i>Typical Characteristics</i> section .....	7
•	Changed <a href="#">Figure 16</a> .....	9
•	Changed V <sub>DRIVE</sub> condition in <a href="#">Figure 20</a> and <a href="#">Figure 21</a> .....	10
•	Added functional block diagram .....	13
•	Changed <a href="#">Figure 32</a> and <a href="#">Figure 33</a> .....	15
•	Changed <a href="#">Figure 34</a> and <a href="#">Figure 35</a> .....	16
•	Changed <a href="#">Figure 36</a> and <a href="#">Figure 37</a> .....	17
•	Changed <a href="#">Figure 38</a> .....	17
•	Changed <i>Reference Common-Mode Rejection</i> to <i>Reference Voltage Rejection Ratio</i> .....	18
•	Changed R <sub>CMR</sub> to R <sub>VRR</sub> in <a href="#">Table 1</a> and <a href="#">Table 2</a> .....	19
•	Changed <a href="#">Figure 39</a> .....	20
•	Changed <a href="#">Figure 40</a> .....	21
•	Changed <a href="#">Figure 42</a> .....	23

## 5 Pin Configuration and Functions



(1) NC: This pin is not internally connected. The NC pin should either be left floating or connected to GND.

### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	-IN	Analog input	Connection to negative side of shunt resistor.
2	GND	Analog	Ground
3	REF2	Analog input	Reference voltage, 0 V to V+. See <a href="#">Reference Pin Connection Options</a> section for connection options.
4	NC	—	This pin is not internally connected. The NC pin should either be left floating or connected to GND.
5	OUT	Analog output	Output voltage
6	V+	Analog	Power supply, 2.7 V to 18 V
7	REF1	Analog input	Reference voltage, 0 V to V+. See <a href="#">Reference Pin Connection Options</a> section for connection options.
8	+IN	Analog input	Connection to positive side of shunt resistor.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted. <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V+			18	V
Analog inputs, V <sub>+IN</sub> , V <sub>-IN</sub> <sup>(2)</sup>	Differential (V <sub>+IN</sub> ) – (V <sub>-IN</sub> ) <sup>(3)</sup>	–5	5	V
	Common-Mode	–14	80	V
REF1, REF2, OUT		GND–0.3	(V+) + 0.3	V
Input current into any pin			5	mA
Junction temperature			150	°C
Storage temperature, T <sub>stg</sub>		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V<sub>+IN</sub> and V<sub>-IN</sub> are the voltages at the +IN and –IN pins, respectively.
- (3) Input voltages must not exceed common-mode rating.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per AEC Q100-011	±750	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage		12		V
V+	Operating supply voltage		5		V
T <sub>A</sub>	Operating free-air temperature	–40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA28x-Q1		UNIT
		D (SOIC)	DGK (VSSOP)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	134.9	164.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	72.9	56.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	61.3	85.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	18.9	6.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	54.3	83.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT</b>						
$V_{OS}$	Offset Voltage, RTI <sup>(1)</sup>	$V_{SENSE} = 0\text{ mV}$		$\pm 20$	$\pm 70$	$\mu\text{V}$
$dV_{OS}/dT$	vs Temperature	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		$\pm 0.3$	$\pm 1.5$	$\mu\text{V}/^\circ\text{C}$
PSRR	vs Power Supply	$V_S = 2.7\text{ V}$ to $18\text{ V}$ , $V_{SENSE} = 0\text{ mV}$		3		$\mu\text{V}/\text{V}$
$V_{CM}$	Common-Mode Input Range	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	-14		+80	V
CMRR	Common-Mode Rejection	$V_{+IN} = -14\text{ V}$ to $80\text{ V}$ , $V_{SENSE} = 0\text{ mV}$ $T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	120	140		dB
$I_B$	Input Bias Current per Pin <sup>(2)</sup>	$V_{SENSE} = 0\text{ mV}$		25		$\mu\text{A}$
$I_{OS}$	Input Offset Current	$V_{SENSE} = 0\text{ mV}$		1		$\mu\text{A}$
	Differential Input Impedance			6		k $\Omega$
<b>REFERENCE INPUTS</b>						
	Reference Input Gain			1		V/V
	Reference Input Voltage Range <sup>(3)</sup>		0		$V_{GND} + 9$	V
	Divider Accuracy <sup>(4)</sup>			$\pm 0.2\%$	$\pm 0.5\%$	
RVRR	Reference Voltage Rejection Ratio ( $V_{REF1} = V_{REF2} = 40\text{ mV}$ to $9\text{ V}$ , $V_+ = 18\text{ V}$ )	INA282-Q1		$\pm 25$	$\pm 75$	$\mu\text{V}/\text{V}$
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	0.055		$\mu\text{V}/\text{V}/^\circ\text{C}$
		INA283-Q1		$\pm 13$	$\pm 30$	$\mu\text{V}/\text{V}$
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	0.040		$\mu\text{V}/\text{V}/^\circ\text{C}$
		INA284-Q1		$\pm 6$	$\pm 25$	$\mu\text{V}/\text{V}$
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	0.015		$\mu\text{V}/\text{V}/^\circ\text{C}$
INA285-Q1		$\pm 4$	$\pm 10$	$\mu\text{V}/\text{V}$		
	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	0.010		$\mu\text{V}/\text{V}/^\circ\text{C}$		
INA286-Q1		$\pm 17$	$\pm 45$	$\mu\text{V}/\text{V}$		
	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	0.040		$\mu\text{V}/\text{V}/^\circ\text{C}$		
<b>GAIN<sup>(5)</sup> (<math>GND + 0.5\text{ V} \leq V_{OUT} \leq (V_+) - 0.5\text{ V}</math>; <math>V_{REF1} = V_{REF2} = (V_+) / 2</math> for all devices)</b>						
G	Gain	INA282-Q1, $V_+ = 5\text{ V}$		50		V/V
		INA283-Q1, $V_+ = 5\text{ V}$		200		V/V
		INA284-Q1, $V_+ = 5\text{ V}$		500		V/V
		INA285-Q1, $V_+ = 5\text{ V}$		1000		V/V
		INA286-Q1, $V_+ = 5\text{ V}$		100		V/V
Gain Error		INA282-Q1, INA283-Q1, INA286-Q1		$\pm 0.4\%$	$\pm 1.4\%$	
		INA284-Q1, INA285-Q1		$\pm 0.4\%$	$\pm 1.6\%$	
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		0.0008	0.005	$\%/^\circ\text{C}$

(1) RTI = referred-to-input.

(2) See typical characteristic graph [Figure 7](#).

(3) The average of the voltage on pins REF1 and REF2 must be between  $V_{GND}$  and the lesser of  $(V_{GND} + 9\text{ V})$  and  $V_+$ .

(4) Reference divider accuracy specifies the match between the reference divider resistors using the configuration in [Figure 36](#).

(5) See typical characteristic graph [Figure 12](#).

**Electrical Characteristics (continued)**

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT</b>						
Nonlinearity Error				±0.01%		
Output Impedance				1.5		Ω
Maximum Capacitive Load		No sustained oscillation		1		nF
<b>VOLTAGE OUTPUT</b> <sup>(6)</sup>						
Swing to V+ Power-Supply Rail		$V_+ = 5\text{ V}$ , $R_{LOAD} = 10\text{ k}\Omega$ to GND $T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		(V+)–0.17	(V+)–0.4	V
Swing to GND		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		GND+0.015	GND+0.04	V
<b>FREQUENCY RESPONSE</b>						
BW	Effective Bandwidth <sup>(7)</sup>	INA282-Q1		10		kHz
		INA283-Q1		10		
		INA284-Q1		4		
		INA285-Q1		2		
		INA286-Q1		10		
<b>NOISE, RTI</b> <sup>(1)</sup>						
Voltage Noise Density		1 kHz		110		nV/√Hz
<b>POWER SUPPLY</b>						
$V_S$	Specified Voltage Range	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	2.7		18	V
$I_Q$	Quiescent Current			600	900	μA
<b>TEMPERATURE RANGE</b>						
Specified Range			–40		125	°C

(6) See typical characteristic graphs [Figure 16](#) through [Figure 18](#).

(7) See typical characteristic graph [Figure 1](#) and the *Effective Bandwidth* section in the Applications Information.

## 6.6 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.




Figure 1. Gain vs Frequency




Figure 2. INA282-Q1 PSRR (RTI) vs Frequency




Figure 3. INA284-Q1 Common-Mode Rejection Ratio (RTI)




Figure 4. INA282-Q1 Common-Mode Slewing Rate Induced Offset




Figure 5. INA286-Q1 Output Impedance vs Frequency




Figure 6. INA282-Q1 Typical Nonlinearity vs Output Voltage

### Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.




Figure 7. INA283-Q1 +IN BIAS Current vs Common-Mode Voltage




Figure 8. INA283-Q1 Quiescent Current vs Common-Mode Voltage




Figure 9. Quiescent Current vs Supply Voltage




Figure 10. Common-Mode Rejection Ratio vs Temperature




Figure 11. Quiescent Current vs Temperature




Figure 12. Deviation in Gain vs Temperature

Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.




Figure 13. +IN BIAS Current vs Temperature




Figure 14. INA282-Q1 0.1-Hz to 10-Hz Voltage Noise, RTI




Figure 15. INA282-Q1 Voltage Noise vs Frequency




Figure 16. INA284-Q1 Output Voltage Swing vs Output Current




Figure 17. INA283-Q1 Swing to Rail vs Output Current





Figure 18. INA283-Q1 Swing to Ground vs Output Current


**Typical Characteristics (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.




**Typical Characteristics (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.



**Typical Characteristics (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{+IN} = 12\text{ V}$ ,  $V_{REF1} = V_{REF2} = 2.048\text{ V}$  referenced to GND, and  $V_{SENSE} = V_{+IN} - V_{-IN}$ , unless otherwise noted.


**Figure 31. Input Overload**


## 7 Detailed Description

### 7.1 Overview

The INA28x-Q1 family of voltage output current-sensing amplifiers are specifically designed to accurately measure voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the devices. This family features a common-mode range that extends 14 V less than the negative supply rail, as well as up to 80 V, allowing for either low-side or high-side current sensing while the device is powered from supply voltages as low as 2.7 V.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 70  $\mu\text{V}$  with a maximum temperature contribution of 1.5  $\mu\text{V}/^\circ\text{C}$  over the full temperature range of  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Selecting $R_S$

The zero-drift offset performance of the INA28x-Q1 family offers several benefits. Most often, the primary advantage of the low offset characteristic enables lower full-scale drops across the shunt. For example, non-zero-drift, current-shunt monitors typically require a full-scale range of 100 mV. The INA28x-Q1 family gives equivalent accuracy at a full-scale range on the order of 10 mV. This accuracy reduces shunt dissipation by an order of magnitude, with many additional benefits. Alternatively, applications that must measure current over a wide dynamic range can take advantage of the low offset on the low end of the measurement. Most often, these applications can use the lower gains of the INA282-Q1, INA286-Q1, or INA283-Q1 to accommodate larger shunt drops on the upper end of the scale. For instance, an INA282-Q1 operating on a 3.3-V supply can easily handle a full-scale shunt drop of 55 mV, with only 70  $\mu$ V of offset.

### 7.3.2 Effective Bandwidth

The extremely high DC CMRR of the INA28x-Q1 results from the switched capacitor input structure. Because of this architecture, the INA28x-Q1 exhibits discrete time system behaviors as illustrated in the gain versus frequency graph of [Figure 3](#) and the step response curves of [Figure 21](#) through [Figure 28](#). The response to a step input depends somewhat on the phase of the internal INA28x-Q1 clock when the input step occurs. It is possible to overload the input amplifier with a rapid change in input common-mode voltage (see [Figure 4](#)). Errors as a result of common-mode voltage steps and/or overload situations typically disappear within 15  $\mu$ s after the disturbance is removed.


### 7.3.3 Transient Protection

The –14-V to 80-V common-mode range of the INA28x-Q1 is ideal for withstanding automotive fault conditions that range from 12-V battery reversal up to 80-V transients; no additional protective components are needed up to those levels. In the event that the INA28x-Q1 is exposed to transients on the inputs in excess of its ratings, then external transient absorption with semiconductor transient absorbers (Zener or *Transzorbs*) will be necessary. Use of MOVs or VDRs is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it cannot allow the INA28x-Q1 to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance, as well as additional voltage as a result of transient absorber dynamic impedance). Despite the use of internal zener-type electrostatic discharge (ESD) protection, the INA28x-Q1 does not lend itself to using external resistors in series with the inputs without degrading gain accuracy.

## 7.4 Device Functional Modes

### 7.4.1 Reference Pin Connection Options

Figure 32 illustrates a test circuit for reference divider accuracy. The output of the INA28x-Q1 can be connected for unidirectional or bidirectional operation. Neither the REF1 pin nor the REF2 pin may be connected to any voltage source lower than GND or higher than V+, and that the effective reference voltage  $(REF1 + REF2)/2$  must be 9 V or less. This parameter means that the V+ reference output connection shown in Figure 34 is not allowed for V+ greater than 9 V. However, the split-supply reference connection shown in Figure 36 is allowed for all values of V+ up to 18 V.



- (1) Reference divider accuracy is determined by measuring the output with the reference voltage applied to alternate reference resistors, and calculating a result such that the amplifier offset is cancelled in the final measurement.

**Figure 32. Test Circuit for Reference Divider Accuracy**

#### 7.4.1.1 Unidirectional Operation


Unidirectional operation allows the INA28x-Q1 to measure currents through a resistive shunt in one direction. In the case of unidirectional operation, the output could be set at the negative rail (near ground, and the most common connection) or at the positive rail (near V+) when the differential input is 0V. The output moves to the opposite rail when a correct polarity differential input voltage is applied.

The required polarity of the differential input depends on the output voltage setting. If the output is set at the positive rail, the input polarity must be negative to move the output down. If the output is set at ground, the polarity is positive to move the output up.

The following sections describe how to configure the output for unidirectional operation.

##### 7.4.1.1.1 Ground Referenced Output

When using the INA28x-Q1 in this mode, both reference inputs are connected to ground; this configuration takes the output to the negative rail when there is 0V differential at the input (as Figure 33 shows).




**Figure 33. Ground Referenced Output**

## Device Functional Modes (continued)

### 7.4.1.1.2 V+ Referenced Output

This mode is set when both reference pins are connected to the positive supply. It is typically used when a diagnostic scheme requires detection of the amplifier and the wiring before power is applied to the load (as shown in [Figure 34](#)).



**Figure 34. V+ Referenced Output**


### 7.4.1.2 Bidirectional Operation

Bidirectional operation allows the INA28x-Q1 to measure currents through a resistive shunt in two directions. In this case, the output can be set anywhere within the limits of what the reference inputs allow (that is, from 0 V to 9 V, but never to exceed the supply voltage). Typically, it is set at half-scale for equal range in both directions. In some cases, however, it is set at a voltage other than half-scale when the bidirectional current is nonsymmetrical.

The quiescent output voltage is set by applying voltage(s) to the reference inputs. REF1 and REF2 are connected to internal resistors that connect to an internal offset node. There is no operational difference between the pins.

#### 7.4.1.2.1 External Reference Output

Connecting both pins together and to a reference produces an output at the reference voltage when there is no differential input; this configuration is illustrated in [Figure 35](#). The output moves down from the reference voltage when the input is negative relative to the –IN pin and up when the input is positive relative to the –IN pin. This technique is the most accurate way to bias the output to a precise voltage.



**Figure 35. External Reference Output**

## Device Functional Modes (continued)

### 7.4.1.2.2 Splitting the Supply

By connecting one reference pin to V+ and the other to the ground pin, the output is set at half of the supply when there is no differential input, as shown in Figure 36. This method creates a midscale offset that is ratiometric to the supply voltage; thus, if the supply increases or decreases, the output remains at half the supply.




Figure 36. Split-Supply Output

### 7.4.1.2.3 Splitting an External Reference

In this case, an external reference is divided by 2 with an accuracy of approximately 0.5% by connecting one REF pin to ground and the other REF pin to the reference (as Figure 37 illustrates).




Figure 37. Split Reference Output


## 7.4.2 Shutdown

While the INA28x-Q1 family does not provide a shutdown pin, the quiescent current of 600  $\mu$ A enables the device to be powered from the output of a logic gate. Take the gate low to shut down the INA28x-Q1 family devices.

## 7.4.3 Extended Negative Common-Mode Range

Using a negative power supply can extend the common-mode range 14 V more negative than the supply used. For instance, a  $-10$  V supply allows up to  $-24$ -V negative common-mode. Remember to keep the total voltage between the GND pin and V+ pin to less than 18 V. The positive common-mode decreases by the same amount.

The reference input simplifies this type of operation because the output quiescent bias point is always based on the reference connections. Figure 38 shows a circuit configuration for common-mode ranges from  $-24$  V to 70 V.

**Device Functional Modes (continued)**


- (1) Connect the REF pins as desired; however, they cannot exceed 9 V greater than the GND pin voltage.

**Figure 38. Circuit Configuration for Common-Mode Ranges from -24 V to 70 V**

**7.4.4 Calculating Total Error**

The electrical specifications for the INA28x-Q1 family of devices include the typical individual errors terms such as gain error, offset error, and nonlinearity error. Total error including all of these individual error components is not specified in the [Electrical Characteristics](#) table. To accurately calculate the expected error of the device, the operating conditions of the device must first be known. Some current shunt monitors specify a total error in the product data sheet. However, this total error term is accurate under only one particular set of operating conditions. Specifying the total error at this one point has little practical value because any deviation from these specific operating conditions no longer yields the same total error value. This section discusses the individual error sources, with information on how to apply them to calculate the total error value for the device under any normal operating conditions.

The typical error sources that have the largest impact on the total error of the device are input offset voltage, common-mode rejection ratio, gain error, and nonlinearity error. For the INA28x-Q1, an additional error source referred to as *reference voltage rejection ratio* is also included in the total error value.

The nonlinearity error of the INA28x-Q1 is relatively low compared to the gain error specification. This low error results in a gain error that can be expected to be relatively constant throughout the linear input range of the device. While the gain error remains constant across the linear input range of the device, the error associated with the input offset voltage does not. As the differential input voltage developed across a shunt resistor at the input of the INA28x-Q1 decreases, the inherent input offset voltage of the device becomes a larger percentage of the measured input signal resulting in an increase in error in the measurement. This varying error is present among all current shunt monitors, given the input offset voltage ratio to the voltage being sensed by the device. The relatively low input offset voltages present in the INA28x-Q1 devices limit the amount of contribution the offset voltage has on the total error term.

The term *reference voltage rejection ratio* refers to the amount of error induced by applying a reference voltage to the INA28x-Q1 device that deviates from the inherent bias voltage present at the output of the first stage of the device. The output of the switched-capacitor network and first-stage amplifier has an inherent bias voltage of approximately 2.048 V. Applying a reference voltage of 2.048 V to the INA28x-Q1 reference pins results in no additional error term contribution. Applying a voltage to the reference pins that differs from 2.048 V creates a voltage potential in the internal difference amplifier, resulting in additional current flowing through the resistor network. As a result of resistor tolerances, this additional current flow causes additional error at the output because of resistor mismatches. Additionally, as a result of resistor tolerances, this additional current flow causes additional error at the output based on the common-mode rejection ratio of the output stage amplifier. This error term is referred back to the input of the device as additional input offset voltage. Increasing the difference between the 2.048-V internal bias and the external reference voltage results in a higher input offset voltage. Also, as the error at the output is referred back to the input, there is a larger impact on the input-referred offset,  $V_{OS}$ , for the lower-gain versions of the device.

## Device Functional Modes (continued)

Two examples are provided that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well, to provide the user more information on how much error variance is present from device to device.

### 7.4.4.1 Example 1 INA282-Q1

**Table 1.  $V_+ = 5\text{ V}$ ;  $V_{CM} = 12\text{ V}$ ;  $V_{REF1} = V_{REF2} = 2.048\text{ V}$ ;  $V_{SENSE} = 10\text{ mV}$** 

TERM	SYMBOL	EQUATION	TYPICAL VALUE	MAXIMUM VALUE
Initial input offset voltage	$V_{OS}$	—	20 $\mu\text{V}$	70 $\mu\text{V}$
Added input offset voltage because of common-mode voltage	$V_{OS\_CM}$	$\frac{1}{10^{\left(\frac{CMRR_{dB}}{20}\right)}} \times (V_{CM} - 12\text{V})$	0 $\mu\text{V}$	0 $\mu\text{V}$
Added input offset voltage because of reference voltage	$V_{OS\_REF}$	$R_{VRR} \times (2.048\text{ V} - V_{REF})$	0 $\mu\text{V}$	0 $\mu\text{V}$
Total input offset voltage	$V_{OS\_Total}$	$\sqrt{(V_{OS})^2 + (V_{OS\_CM})^2 + (V_{OS\_REF})^2}$	20 $\mu\text{V}$	70 $\mu\text{V}$
Error from input offset voltage	Error_VOS	$\frac{V_{OS\_Total}}{V_{SENSE}} \times 100$	0.20%	0.70%
Gain error	Error_Gain	—	0.40%	1.40%
Nonlinearity error	Error_Lin	—	0.01%	0.01%
<b>Total error</b>	—	$\sqrt{(\text{Error\_VOS})^2 + (\text{Error\_Gain})^2 + (\text{Error\_Lin})^2}$	0.45%	1.56%

### 7.4.4.2 Example 2 INA286-Q1

**Table 2.  $V_+ = 5\text{ V}$ ;  $V_{CM} = 24\text{ V}$ ;  $V_{REF1} = V_{REF2} = 0\text{ V}$ ;  $V_{SENSE} = 10\text{ mV}$** 

TERM	SYMBOL	EQUATION	TYPICAL VALUE	MAXIMUM VALUE
Initial input offset voltage	$V_{OS}$	—	20 $\mu\text{V}$	70 $\mu\text{V}$
Added input offset voltage because of common-mode voltage	$V_{OS\_CM}$	$\frac{1}{10^{\left(\frac{CMRR_{dB}}{20}\right)}} \times (V_{CM} - 12\text{V})$	1.2 $\mu\text{V}$	12 $\mu\text{V}$
Added input offset voltage because of reference voltage	$V_{OS\_REF}$	$R_{VRR} \times (2.048\text{ V} - V_{REF})$	34.8 $\mu\text{V}$	92.2 $\mu\text{V}$
Total input offset voltage	$V_{OS\_Total}$	$\sqrt{(V_{OS})^2 + (V_{OS\_CM})^2 + (V_{OS\_REF})^2}$	40.2 $\mu\text{V}$	116.4 $\mu\text{V}$
Error from input offset voltage	Error_VOS	$\frac{V_{OS\_Total}}{V_{SENSE}} \times 100$	0.40%	1.16%
Gain error	Error_Gain	—	0.40%	1.40%
Nonlinearity error	Error_Lin	—	0.01%	0.01%
<b>Total error</b>	—	$\sqrt{(\text{Error\_VOS})^2 + (\text{Error\_Gain})^2 + (\text{Error\_Lin})^2}$	0.57%	1.82%

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The INA28x-Q1 family of devices measure the voltage developed across a current-sensing resistor when current passes through it. The ability to drive the reference pins to adjust the functionality of the output signal is shown in multiple configurations.

#### 8.1.1 Basic Connections

Figure 39 shows the basic connection of an INA28x-Q1 family device. Connect the input pins, +IN and –IN, as close as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.




**Figure 39. Basic Connections**

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

## 8.2 Typical Applications

### 8.2.1 Current Summing

The outputs of multiple INA28x-Q1 family devices are easily summed by connecting the output of one INA28x-Q1 family device to the reference input of a second INA28x-Q1 family device. The circuit configuration shown in [Figure 39](#) is an easy way to achieve current summing.



NOTE: The voltage applied to the reference inputs must not exceed 9 V.

**Figure 40. Summing the Outputs of Multiple INA28x-Q1 Family Devices**

## Typical Applications (continued)

### 8.2.1.1 Design Requirements


In order to sum multiple load currents, multiple INA28x-Q1 devices must be connected. [Figure 40](#) shows summing for two devices. Summing beyond two devices is possible by repeating this connection. The reference input of the first INA28x-Q1 family device sets the output quiescent level for all the devices in the string.

### 8.2.1.2 Detailed Design Procedures

Connect the output of one INA28x-Q1 family device to the reference input of the next INA28x-Q1 family device in the chain. Use the reference input of the first circuit to set the reference of the final summed output. The currents sensed at each circuit in the chain are summed at the output of the last device in the chain.

### 8.2.1.3 Application Curve

[Figure 41](#) shows an example output response of a summing configuration. The reference pins of the first circuit are connected to ground, and sine waves at different frequencies are applied to the two circuits to produce a summed output as shown. The sine wave voltage input for the first circuit is offset so that the whole wave is above GND.




$$V_{REF} = 0 \text{ V}$$

**Figure 41. Current Summing Application Output Response**

**Typical Applications (continued)**

**8.2.2 Current Differencing**

Occasionally, the need arises to confirm that the current into a load is identical to the current out of a load, usually as part of diagnostic testing or fault detection. This situation requires precision current differencing, which is the same as summing except that the two amplifiers have the inputs connected opposite of each other.



NOTE: The voltage applied to the reference inputs must not exceed 9 V.

**Figure 42. Current Differencing Using an INA28x-Q1 Device**

## Typical Applications (continued)

### 8.2.2.1 Design Requirements


For current differencing, connect two INA28x-Q1 devices, and connect the inputs opposite to each other, as shown in Figure 42. The reference input of the first INA28x-Q1 family device sets the output quiescent level for all the devices in the string.

### 8.2.2.2 Detailed Design Procedure

Connect the output of one INA28x-Q1 family device to the reference input of the second INA28x-Q1 family device. The reference input of the first circuit sets the reference at the output. This circuit example is identical to the current summing example, except that the two shunt inputs are reversed in polarity. Under normal operating conditions, the final output is very close to the reference value and proportional to any current difference. This current differencing circuit is useful in detecting when current into and out of a load do not match.

### 8.2.2.3 Application Curves

Figure 43 shows an example output response of a difference configuration. The reference pins of the first circuit are connected to a reference voltage of 2.048 V. The inputs to each circuit is a 100-Hz sine wave, 180° out of phase with each other, resulting in a zero output as shown. The sine wave input to the first circuit is offset so that the input wave is completely above GND.



$$V_{REF} = 2.048 \text{ V}$$

**Figure 43. Current Differencing Application Output Response**

## 9 Power Supply Recommendations

The INA28x-Q1 can make accurate measurements well outside of its own power-supply voltage,  $V+$ , because its inputs (+IN and -IN) may operate anywhere from -14 V to 80 V independent of  $V+$ . For example, the  $V+$  power supply can be 5 V while the common-mode voltage being monitored by the shunt may be as high as 80 V. Of course, the output voltage range of the INA28x-Q1 is constrained by the supply voltage that powers it on  $V+$ . When the power to the INA28x-Q1 is off (that is, no voltage is supplied to the  $V+$  pin), the input pins (+IN and -IN) are high impedance with respect to ground and typically leak less than  $\pm 1 \mu\text{A}$  over the full common-mode range of -14 V to 80 V.


## 10 Layout

### 10.1 Layout Guidelines

Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance causes significant measurement errors.

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. TI recommends a bypass capacitor with a value of 0.1  $\mu\text{F}$ . Add additional decoupling capacitance to compensate for noisy or high-impedance power supplies.

### 10.2 Layout Example



**Figure 44. Layout Example**

## 11 器件和文档支持

### 11.1 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 3. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
INA282-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
INA283-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
INA284-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
INA285-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
INA286-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

### 11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区	<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA282AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	11GF	<a href="#">Samples</a>
INA282AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	282Q1	<a href="#">Samples</a>
INA283AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	11FF	<a href="#">Samples</a>
INA283AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	283Q1	<a href="#">Samples</a>
INA284AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	11HF	<a href="#">Samples</a>
INA284AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	284Q1	<a href="#">Samples</a>
INA285AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	11IF	<a href="#">Samples</a>
INA285AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	285Q1	<a href="#">Samples</a>
INA286AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	11JF	<a href="#">Samples</a>
INA286AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	286Q1	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF INA282-Q1, INA283-Q1, INA284-Q1, INA285-Q1, INA286-Q1 :**

- Catalog: [INA282](#), [INA283](#), [INA284](#), [INA285](#), [INA286](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA282AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA282AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA283AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA283AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA284AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA284AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA285AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA285AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA286AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA286AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA282AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA282AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
INA283AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA283AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
INA284AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA284AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
INA285AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA285AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
INA286AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA286AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司