

LMP848x-Q1 Automotive, 76-V, High-Side, High-Speed, Current-Sense Amplifier

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- Bidirectional or Unidirectional Sensing
- Common Mode Voltage Range: 4.0 V to 76 V
- Supply Voltage Range: 4.5 V to 76 V
- Fixed Gains: 20, 60, and 100 V/V
- Gain Accuracy: $\pm 0.1\%$
- Offset: $\pm 80\ \mu\text{V}$
- Bandwidth ($-3\ \text{dB}$): 270 kHz
- Quiescent Current: $< 100\ \mu\text{A}$
- Buffered High-Current Output: $> 5\ \text{mA}$
- Input Bias Current: $7\ \mu\text{A}$
- PSRR (DC): 122 dB
- CMRR (DC): 124 dB

2 Applications

- Body Control Modules
- Powertrain
- Battery Management
- Inverters

3 Description

The automotive-qualified LMP8480-Q1 and LMP8481-Q1 devices are precision, high-side, current-sense amplifiers that amplify a small differential voltage developed across a current-sense resistor in the presence of high input common-mode voltages. These amplifiers are designed for bidirectional (LMP8481-Q1) or unidirectional (LMP8480-Q1) current applications and accept input signals with a common-mode voltage range from 4 V to 76 V with a bandwidth of 270 kHz. Because the operating power-supply range overlaps the input common-mode voltage range, the LMP848x-Q1 can be powered by the same voltage that is being monitored. This benefit eliminates the need for an intermediate supply voltage to be routed to the point of load where the current is being monitored, resulting in reduced component count and board space.


The LMP848x-Q1 family consists of fixed gains of 20, 60, and 100 for applications that demand high accuracy over temperature. The low-input offset voltage allows the use of smaller sense resistors without sacrificing system error. The LMP8480-Q1 and LMP8481-Q1 are pin-for-pin replacements for the MAX4080 and MAX4081 devices, offering improved offset voltage, wider reference adjust range, and higher output drive capabilities. The LMP8480-Q1 and LMP8481-Q1 are available in an 8-pin VSSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMP8480-Q1	VSSOP (8)	3.00 mm x 3.00 mm
LMP8481-Q1	VSSOP (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features	1	9	Application and Implementation	19
2	Applications	1	9.1	Application Information.....	19
3	Description	1	9.2	Typical Applications	19
4	Revision History	2	10	Power Supply Recommendations	22
5	Device Comparison Table	3	10.1	Power Supply Decoupling.....	22
6	Pin Configuration and Functions	3	11	Layout	22
7	Specifications	4	11.1	Layout Guidelines	22
7.1	Absolute Maximum Ratings	4	11.2	Layout Example	22
7.2	ESD Ratings.....	4	12	Device and Documentation Support	23
7.3	Recommended Operating Conditions.....	4	12.1	Device Support	23
7.4	Thermal Information	4	12.2	Related Links	23
7.5	Electrical Characteristics.....	5	12.3	Receiving Notification of Documentation Updates	23
7.6	Typical Characteristics.....	7	12.4	Community Resources.....	23
8	Detailed Description	10	12.5	Trademarks	23
8.1	Overview	10	12.6	Electrostatic Discharge Caution.....	23
8.2	Functional Block Diagrams	11	12.7	Glossary	23
8.3	Feature Description.....	12	13	Mechanical, Packaging, and Orderable Information	24
8.4	Device Functional Modes.....	18			

4 Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (July 2016) to Revision A	Page
• Released to production.....	1

5 Device Comparison Table

DEVICE NAME	GAIN	POLARITY
LMP8480T-Q1	x20	Unidirectional
LMP8480S-Q1	x60	Unidirectional
LMP8481T-Q1	x20	Bidirectional or unidirectional
LMP8481S-Q1	x60	Bidirectional or unidirectional
LMP8481H-Q1	x100	Bidirectional or unidirectional

6 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	NO.			
	LMP8480-Q1	LMP8481-Q1		
GND	4	4	P	Ground
NC	3, 6, 7	3	—	No connection, not internally connected
REFA	—	7	I	Reference voltage A input
REFB	—	6	I	Reference voltage B input
RSN	8	8	I	Negative current-sense input
RSP	1	1	I	Positive current-sense input
VCC	2	2	P	Positive supply voltage
VOUT	5	5	O	Output

7 Specifications

7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

		MIN	MAX	UNIT
Supply voltage (V_{CC} to GND)		-0.3	85	V
R_{SP} or R_{SN} to GND		-0.3	85	V
V_{OUT} to GND		-0.3 to the lesser of ($V_{CC} + 0.3$) or +20		V
V_{REF} pins (LMP8481-Q1 only)	Other V_{REF} pin tied to ground	-0.3	12	V
	Applied to both V_{REF} pins tied together	-0.3	6	
Differential input voltage		-85	85	V
Current into output pin		-20 ⁽⁴⁾	20	mA
Current into any other pins		-5 ⁽⁴⁾	5	mA
Operating temperature		-40	125	°C
Junction temperature		-40	150	°C
Storage temperature		-65	150	°C

- (1) The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{J(MAX)}$, θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$ or the number given in [Absolute Maximum Ratings](#), whichever is lower.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (4) When the input voltage (V_{IN}) at any pin exceeds power supplies ($V_{IN} < GND$ or $V_{IN} > V_S$), the current at that pin must not exceed 5 mA, and the voltage (V_{IN}) has to be within the [Absolute Maximum Ratings](#) for that pin. The 20-mA package input current rating limits the number of pins that can safely exceed the power supplies with current flow to four pins.

7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

 expected normal operating conditions over free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage (V_{CC})		4.5	76	V
Common mode voltage		4.0	76	V
Reference input (LMP8481-Q1 only)	V_{REFA} and V_{REFB} tied together	-0.3 to the lesser of ($V_{CC} - 1.5$) or +6		V
	Single V_{REF} pin with other V_{REF} pin grounded	-0.3 or +12 where the average of the two V_{REF} pins is less than the lesser of ($V_{CC} - 1.5$) or +6		V

- (1) Exceeding the [Recommended Operating Conditions](#) for extended periods of time may effect device reliability or cause parametric shifts.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LMP8480-Q1, LMP8481-Q1		UNIT
	DGK (VSSOP)		
	8 PINS		
$R_{\theta JA}$ Junction-to-ambient thermal resistance	185		°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

unless otherwise specified, all limits specified for at $T_A = 25^\circ\text{C}$, $V_{CC} = 4.5\text{ V to }76\text{ V}$, $4.5\text{ V} \leq V_{CM} \leq 76\text{ V}$, $R_L = 100\text{ k}\Omega$, $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{ V}^{(1)}$

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V_{OS}	Input offset voltage (RTI)	$V_{CC} = V_{RSP} = 48\text{ V}$, $\Delta V = 100\text{ mV}$	$T_A = 25^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		± 80	± 265 ± 900	μV
TCV_{OS}	Input offset voltage drift ⁽⁴⁾				± 6		$\mu\text{V}^\circ\text{C}$
I_B	Input bias current ⁽⁵⁾	$V_{CC} = V_{RSP} = 76\text{ V}$, per input			6.3		μA
		$V_{CC} = V_{RSP} = 76\text{ V}$, per input, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				12	μA
I_{LEAK}	Input leakage current	$V_{CC} = 0$, $V_{RSP} = 86\text{ V}$, both inputs together			0.01		μA
		$V_{CC} = 0$, $V_{RSP} = 86\text{ V}$, both inputs together, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$				2	μA
V_{SENSE} (MAX)	Differential input voltage across sense resistor ⁽⁶⁾	$V_{CC} = 16$	-T version, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			667	mV
			-S version, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			222	mV
			-H version, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			133	mV
A_V	Gain		-T version		20		V/V
			-T version, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	19.8		20.2	
			-S version		60		
			-S version, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	59.5		60.5	
			-H version		100		
			-H version, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	99.2		100.8	
	Gain error	$V_{CC} = V_{RSP} = 48\text{ V}$	$T_A = 25^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			$\pm 0.6\%$ $\pm 0.8\%$	
DC PSRR	DC power-supply rejection ratio	$V_{RSP} = 48\text{ V}$, $V_{CC} = 4.5\text{ to }76\text{ V}$			122		dB
		$V_{RSP} = 48\text{ V}$, $V_{CC} = 4.5\text{ to }76\text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		100			dB
DC CMRR	DC common-mode rejection ratio	$V_{CC} = 48\text{ V}$, $V_{RSP} = 4.5\text{ to }76\text{ V}$			124		dB
		$V_{CC} = 48\text{ V}$, $V_{RSP} = 4.5\text{ to }76\text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		100			dB
		$V_{CC} = 48\text{ V}$, $V_{RSP} = 4\text{ to }76\text{ V}$			124		dB
CMVR	Input common-mode voltage range	$CMRR > 100\text{ dB}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		4		76	V
R_{OUT}	Output resistance, load regulation	$V_{SENSE} = 100\text{ mV}$			0.1		Ω
V_{OMAX}	Maximum output voltage (headroom) ($V_{OMAX} = V_{CC} - V_{OUT}$)	$V_{CC} = 4.5\text{ V}$, $V_{RSP} = 48\text{ V}$, $V_{SENSE} = +1\text{ V}$, I_{OUT} (sourcing) $500\text{ }\mu\text{A}$			230	500	mV

- (1) *Electrical Characteristics* table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. **No** specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) All limits are specified by testing, design, or statistical analysis.
- (3) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values can vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) Offset voltage temperature drift is determined by dividing the change in V_{OS} at the temperature extremes by the total temperature change.
- (5) Positive bias current corresponds to current flowing into the device.
- (6) This parameter is specified by design and/or characterization and is not tested in production.

Electrical Characteristics (continued)

unless otherwise specified, all limits specified for at $T_A = 25^\circ\text{C}$, $V_{CC} = 4.5\text{ V to }76\text{ V}$, $4.5\text{ V} \leq V_{CM} \leq 76\text{ V}$, $R_L = 100\text{ k}\Omega$,
 $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{ V}^{(1)}$

PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
V _{OMIN}	Minimum output voltage		3	15	mV	
						$V_{CC} = V_{RSP} = 48\text{ V}$, $V_{SENSE} = -1\text{ V}$, $I_{OUT}(\text{sinking}) = 10\text{ }\mu\text{A}$
						$V_{CC} = V_{RSP} = 48\text{ V}$, $V_{SENSE} = -1\text{ V}$, $I_{OUT}(\text{sinking}) = 10\text{ }\mu\text{A}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$
						$V_{CC} = V_{RSP} = 4.5\text{ V}$, $V_{SENSE} = -1\text{ V}$, $I_{OUT}(\text{sinking}) = 10\text{ }\mu\text{A}$
						$V_{CC} = V_{RSP} = 48\text{ V}$, $V_{SENSE} = -1\text{ V}$, $I_{OUT}(\text{sinking}) = 100\text{ }\mu\text{A}$
						$V_{CC} = V_{RSP} = 48\text{ V}$, $V_{SENSE} = -1\text{ V}$, $I_{OUT}(\text{sinking}) = 100\text{ }\mu\text{A}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$
V _{OLOAD}	Output voltage with load	$V_{CC} = 28\text{ V}$, $V_{RSP} = 28\text{ V}$, $V_{SENSE} = 600\text{ mV}$, $I_{OUT}(\text{sourcing}) = 500\text{ }\mu\text{A}$	12		V	
V _{OLREG}	Output load regulation	$V_{CC} = 20$, $V_{RSP} = 16\text{ V}$, $V_{OUT} = 12$, $\Delta I_L = 200\text{ nA to }8\text{ mA}$	0.001%			
I _{CC}	Supply current	$V_{OUT} = 2\text{ V}$, $R_L = 10\text{ M}\Omega$, $V_{CC} = V_{RSP} = 76\text{ V}$ $V_{OUT} = 2\text{ V}$, $R_L = 10\text{ M}\Omega$, $V_{CC} = V_{RSP} = 76\text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	88	100	μA	
				155		
BW	-3-dB bandwidth	$R_L = 10\text{ M}\Omega$, $C_L = 20\text{ pF}$	270		kHz	
SR	Slew rate ⁽⁷⁾	V_{SENSE} from $10\text{ mV to }80\text{ mV}$, $R_L = 10\text{ M}\Omega$, $C_L = 20\text{ pF}$	1		V/ μs	
e _{ni}	Input-referred voltage noise	$f = 1\text{ kHz}$	95		nV/ $\sqrt{\text{Hz}}$	
t _{SETTLE}	Output settling time to 1% of final value	$V_{SENSE} = 10\text{ mV to }100\text{ mV}$ and 100 mV to 10 mV	20		μs	
t _{PU}	Power-up time	$V_{CC} = V_{RSP} = 48\text{ V}$, $V_{SENSE} = 100\text{ mV}$, output to 1% of final value	50		μs	
t _{RECOVERY}	Saturation recovery time	Output settles to 1% of final value, the device does not experience phase reversal when overdriven	50		μs	
C _{LOAD}	Max output capacitance load	No sustained oscillations	500		pF	

(7) The number specified is the average of rising and falling slew rates and measured at 90% to 10%.

7.6 Typical Characteristics

unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{CC} = 4.5\text{ V to }76\text{ V}$, $4.5\text{ V} < V_{CM} < 76\text{ V}$, $R_L = 100\text{ k}\Omega$, $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{ V}$, for all gain options




Figure 1. Offset Voltage Histogram




Figure 2. Typical Offset Voltage vs Temperature




Figure 3. Typical Gain Accuracy vs Temperature




Figure 4. Typical Gain Accuracy vs Supply Voltage




Figure 5. Typical Offset Voltage vs Supply Voltage




Figure 6. AC Common-Mode Rejection Ratio vs Frequency

Typical Characteristics (continued)

unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{CC} = 4.5\text{ V to }76\text{ V}$, $4.5\text{ V} < V_{CM} < 76\text{ V}$, $R_L = 100\text{ k}\Omega$, $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{ V}$, for all gain options




Figure 7. AC Power Supply Rejection Ratio vs Frequency




Figure 8. Small Signal Gain vs Frequency




Figure 9. Large Signal Pulse Response




Figure 10. Small Signal Pulse Response




Figure 11. Supply Current vs Supply Voltage




Figure 12. Supply Current vs Temperature

Typical Characteristics (continued)

unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{CC} = 4.5\text{ V to }76\text{ V}$, $4.5\text{ V} < V_{CM} < 76\text{ V}$, $R_L = 100\text{ k}\Omega$, $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{ V}$, for all gain options




Figure 13. Saturated Output Sourcing Current at 4.5 V




Figure 14. Saturated Output Sinking Current at 4.5 V




Figure 15. Saturated Output Sourcing Current at 12 V




Figure 16. Saturated Output Current Sinking at 12 V

8 Detailed Description

8.1 Overview

The LMP8480-Q1 and LMP8481-Q1 are single-supply, high-side current sense amplifiers with available fixed gains of x20, x60 and x100. The power supply range is 4.5 V to 76 V, and the common-mode input voltage range is capable of 4.0-V to 76-V operation. The supply voltage and common-mode range are completely independent of each other, which causes the LMP848x-Q1 supply voltage to be extremely flexible because the LMP848x-Q1 supply voltage can be greater than, equal to, or less than the load source voltage, and allows the device to be powered from the system supply or the load supply voltage.

The LMP8480-Q1 and LMP8481-Q1 supply voltage does not have to be larger than the load source voltage. A 76-V load source voltage with a 5-V supply voltage is perfectly acceptable.

8.1.1 Theory of Operation

The LMP8480-Q1 and LMP8481-Q1 are comprised of two main stages. The first stage is a differential input current to voltage converter, followed by a differential voltage amplifier and level-shifting output stage. Also present is an internal 14-V low-dropout regulator (LDO) to power the amplifiers and output stage, as well as a reference divider resistor string to allow the setting of the reference level.

As [Figure 18](#) illustrates, the current flowing through R_{SENSE} develops a voltage drop called V_{SENSE} . The voltage across the sense resistor, V_{SENSE} , is then applied to the input R_{SP} and R_{SN} pins of the amplifier.

Internally, the voltage on each input pin is converted to a current by the internal precision thin-film input resistors R_{GP} and R_{GN} . A second set of much higher value V_{CM} sense resistors between the inputs provide a sample of the input common-mode voltage for internal use by the differential amplifier.

V_{SENSE} is applied to the differential amplifier through R_{GP} and R_{GN} . These resistors change the input voltage to a differential current. The differential amplifier then servos the resistor currents through the MOSFETs to maintain a zero balance across the differential amplifier inputs.

With no input signal present, the currents in R_{GP} and R_{GN} are equal. When a signal is applied to V_{SENSE} , the current through R_{GP} and R_{GN} are imbalanced and are no longer equal. The amplifier then servos the MOSFETs to correct this current imbalance, and the extra current required to balance the input currents is then reflected down into the two lower 400-k Ω tail resistors. The difference in the currents into the tail resistors is therefore proportional to the amplitude and polarity of V_{SENSE} . The tail resistors, being larger than the input resistors for the same current, then provide voltage gain by changing the current into a proportionally larger voltage. The gain of the first stage is then set by the tail resistor value divided by R_G value.

The differential amplifier stage then samples the voltage difference across the two 400-k Ω tail resistors and also applies a further gain-of-five and output level-shifting according to the applied reference voltage (V_{REF}).

The resulting output of the amplifier will be equal to the differential input voltage times the gain of the device, plus any voltage value applied to the two VREF pins.

The resistor values in the schematic are ideal values for clarity and understanding. [Table 1](#) shows the actual values used that account for parallel combinations and loading. This table can be used for calculating the effects of any additional external resistance.

The LMP8480-Q1 is identical to the LMP8481-Q1, except that both the V_{REF} pins are grounded internally.

Table 1. Actual Internal Resistor Values

GAIN OPTION	R_{GP} AND R_{GN} (Each)	$R_{VCMSENSE}$ (Each)	R_{TAIL} (Each)	DIFFERENTIAL AMP FB (Each)	V_{REFX} RESISTORS (Each)
20x	98.38 k	491.9 k	393.52 k	1967.6 k	98.38 k
60x	32.793 k	172.165 k	393.52 k	1967.6 k	98.38 k
100x	19.676 k	98.38 k	393.52 k	1967.6 k	98.38 k

8.2 Functional Block Diagrams




Figure 17. LMP8480-Q1 Block Diagram





Figure 18. LMP8481-Q1 Block Diagram

8.3 Feature Description

8.3.1 Basic Connections

Figure 19 through Figure 22 show the basic connections for several different configurations.


Figure 19 shows the basic connections for the LMP8480-Q1 for unidirectional applications. The output is at zero with zero sense voltage.



Copyright © 2017, Texas Instruments Incorporated

Figure 19. LMP8480-Q1 Basic Connections (Unidirectional)

Figure 20 shows the basic connections for the LMP8481-Q1 for bidirectional applications using an external reference input. At zero input voltage, the output is at the applied reference voltage (V_{REF}), moving positive or negative from the zero reference point.




Copyright © 2017, Texas Instruments Incorporated

Figure 20. LMP8481-Q1 Basic Connections for External 1:1 V_{REF} Input (Bidirectional)

Feature Description (continued)


Figure 21 shows the basic connections for the LMP8481-Q1 for bidirectional applications centering the output at one-half the applied V_{REF} or V_{CC} voltage. If V_{REFA} is connected to V_{CC} , then the output zero point is $V_{CC} / 2$. If V_{REFA} is connected to the ADC V_{REF} line, then the zero output is at mid-scale for the ADC.



Copyright © 2017, Texas Instruments Incorporated

Figure 21. LMP8481-Q1 Basic Connections for Mid-Bias ($V_{REF} / 2$) Input (Bidirectional)

Figure 22 shows how to connect the LMP8481-Q1 for unidirectional applications, thus making the LMP8481-Q1 equivalent to the LMP8480-Q1 in Figure 19.



Copyright © 2017, Texas Instruments Incorporated

Figure 22. LMP8481-Q1 Connections for Unidirectional Configuration (Equivalent to LMP8480-Q1 Unidirectional)

Feature Description (continued)

8.3.2 Selection of the Sense Resistor

The accuracy of the current measurement depends heavily on the accuracy of the shunt resistor R_{SENSE} . The value of R_{SHUNT} depends on the application and is a compromise between small-signal accuracy, maximum permissible voltage drop, and allowable power dissipation in the current measurement circuit.

The use of a 4-terminal or Kelvin sense resistor is highly recommended; see the [Layout Guidelines](#).

For best results, the value of the resistor is calculated from the maximum expected load current I_{LMAX} and the expected maximum output swing V_{OUTMAX} , plus a few percent of headroom. See the [Maximum Output Voltage](#) section for details about the maximum output voltage limits.

High values of R_{SENSE} provide better accuracy at lower currents by minimizing the effects of amplifier offset. Low values of R_{SENSE} minimize load voltage loss, but at the expense of accuracy at low currents. A compromise between low current accuracy and load circuit losses must generally be made.

The maximum V_{SENSE} voltage that must be generated across the R_{SENSE} resistor is shown in [Equation 1](#):

$$V_{\text{SENSE}} = V_{\text{OUTMAX}} / A_V \quad (1)$$

NOTE

The maximum V_{SENSE} voltage must be no more than 667 mV.

From this maximum V_{SENSE} voltage, the R_{SENSE} value can be calculated from [Equation 2](#):

$$R_{\text{SENSE}} = V_{\text{SENSE}} / I_{\text{LMAX}} \quad (2)$$

Take care not exceed the maximum power dissipation of the resistor. The maximum sense resistor power dissipation is shown in [Equation 3](#):

$$P_{\text{RSENSE}} = V_{\text{SENSE}} \times I_{\text{LMAX}} \quad (3)$$

Using a 2-3x minimum safety margin is recommended in selecting the power rating of the resistor.

8.3.3 Using PCB Traces as Sense Resistors

While it may be tempting to use a known length of PCB trace resistance as a sense resistor, it is not recommended.

The temperature coefficient of copper is typically 3300-4000 ppm/°K, and can vary over PCB process variations and require measurement correction (possibly requiring ambient temperature measurements).

A typical surface mount sense resistor tempco is in the 50 ppm to 500 ppm/°C range offering more measurement consistency and accuracy over the copper trace. Special low-tempco resistors are available in the 0.1 to 50 ppm range, but at a higher cost.

8.3.4 V_{REFA} and V_{REFB} Pins (LMP8481-Q1 Only)

The voltage applied to the V_{REFA} and V_{REFB} pins controls the output zero reference level. Depending on how the pins are configured, the output reference level can be set to GND, or $V_{\text{CC}} / 2$, or external $V_{\text{REF}} / 2$, or the average of two different input references.

Feature Description (continued)

The reference inputs consist of a pair of divider resistors with equal values to a common summing point, V_{REF}' , as shown in Figure 23. Assuming V_{SENSE} is zero, the output is at the same value as V_{REF}' .




Figure 23. V_{REF} Input Resistor Network

V_{REF}' is the voltage at the resistor tap-point that is directly applied to the output as an offset. With the two V_{REF} inputs tied together, the output zero voltage has a 1:1 ratio relationship with V_{REF} .

$$V_{OUT} = (V_{RSP} - V_{RSN}) \times Av + V_{REF}' \quad (4)$$

Where:

$$V_{REF}' = V_{REFA} = V_{REFB} \text{ (Equal Inputs)} \quad (5)$$

or:

$$V_{REF}' = (V_{REFA} + V_{REFB}) / 2 \text{ (Different Inputs)} \quad (6)$$

8.3.4.1 One-to-One (1:1) Reference Input

To directly set the reference level, the two inputs are connected to the external reference voltage. The applied V_{REF} is reflected 1:1 on the output, as shown in Figure 24.




Figure 24. Applying 1:1 Direct Reference Voltage

Feature Description (continued)

8.3.4.2 Setting Output to One-Half V_{CC} or external V_{REF}

For mid-range operation, V_{REFB} must be tied to ground and V_{REFA} can be tied to V_{CC} or an external A/D reference voltage. The output is set to one-half the reference voltage. For example, a 5-V reference results in a 2.5-V output zero reference.




Figure 25. Applying a Divided Reference Voltage

$$V_{REF'} = (V_{REFA} - V_{REFB}) / 2 \quad (7)$$

When the reference pins are biased at different voltages, the output is referenced to the average of the two applied voltages.

The reference pins must always be driven from clean, stable sources, such as A/D reference lines or clean supply lines. Any noise or drifts on the reference inputs are directly reflected in the output. Take care if the power supply is used as the reference source so as to not introduce supply noise, drift or sags into the measurement.

Different resistor divider ratios can be set by adding external resistors in series with the internal 100-kΩ resistors, though the temperature coefficient (tempco) of the external resistors may not tightly track the internal resistors and there are slight errors over temperature.

The LMP8480-Q1 is identical to the LMP8481-Q1, except that both the V_{REF} pins are grounded internally. The LMP8481-Q1 can replace the LMP8480-Q1 if both V_{REF} pins are grounded.

8.3.5 Reference Input Voltage Limits (LMP8481-Q1 Only)

The maximum voltage on either reference input pin is limited to V_{CC} or 12 V, whichever is less.

The average voltage on the two V_{REF} pins, and thus the actual output reference voltage level, is limited to a maximum of 1.5 V below V_{CC} , or 6 V, whichever is less. Beware that supply voltages of less than 7.5 V have a diminishing V_{REF} maximum.

Both V_{REFA} and V_{REFB} can both be grounded to provide a ground referenced output (thus functionally duplicating the LMP8480-Q1).

Note that there can be a dynamic error in the V_{REF} to output level matching of up to 100 $\mu\text{V}/\text{V}$. Normally this error is not an issue for fixed references, but if the reference voltage is dynamically adjusted during operation, this error must be taken into account during calibration routines. This error varies in both amplitude and polarity part-to-part, but the slope is generally linear.

8.3.6 Low-Side Current Sensing

The LMP8480-Q1 and LMP8481-Q1 are not recommended for low-side current sensing at ground level. The voltage on either input pin must be a minimum of 4.0 V above the ground pin for proper operation. The output level may not be valid for common-mode voltages below 4 V. This minimum voltage requirement must be taken into consideration for monitoring or feedback applications where the load-supply voltage can dip below 4 V or be switched completely off.

Feature Description (continued)

8.3.7 Input Series Resistance

Because the input stage uses precision resistors to convert the voltage on the input pin to a current, any resistance added in series with the input pins changes the gain. If a resistance is added in series with an input, the gain of that input does not track that of the other input, causing a constant gain error.

TI does not recommend using external resistances to alter the gain because external resistors do not have the same thermal matching as the internal thin film resistors.

If resistors are purposely added for filtering, resistance must be added equally to both inputs and the user must be aware that the gain changes slightly. See the end of the [Theory of Operation](#) section for the internal resistor values. External resistances must be kept below 10 Ω.

8.3.8 Minimum Output Voltage

The amplifier output cannot swing to exactly 0 V. There is always a minimum output voltage set by the output transistor saturation and input offset errors. This voltage creates a minimum output swing around the zero current reading resulting from the output saturation. The user must be aware of this output swing when designing any servo loops or data acquisition systems that may assume 0 V = 0 A. If a true zero is required, use the LMP8481-Q1 with a VREF set slightly above ground (> 50 mV); see the [Swinging Output Below Ground](#) section for a possible solution to this issue.

8.3.9 Swinging Output Below Ground

If a negative supply is available, a pulldown resistor can be added from the output to the negative voltage to allow the output to swing a few millivolts below ground. Adding a pulldown resistor allows the ADC to resolve true zero and recover codes that normally are lost to the negative output saturation limit.




Figure 26. Output Pulldown Resistor Example

A minimum of 50 µA must be sourced (pulled) from the output to a negative voltage. The pulldown resistor can be calculated from:

$$R_{PD} = -V_S / 50 \mu A \quad (8)$$

For example, if a -5-V supply is available, use a pulldown resistor of 5 V / 50 µA = 100 kΩ. Adding this resistor allows the output to swing to approximately 10 mV below ground.

This technique can also reduce the maximum positive swing voltage. Do not forget to include the parallel loading effects of the pulldown any output load. Exceeding -100 mV on the output is not recommended. Source currents greater than 100 µA must be avoided to prevent self-heating at high-supply voltages. Pulldown resistor values must not be so low as to heavily load the output during positive output excursions. This mode of operation is not directly specified and is not ensured.

Feature Description (continued)

8.3.10 Maximum Output Voltage

The LMP8481-Q1 has an internal precision 14-V low-dropout regulator that limits the maximum amplifier output swing to approximately 250 mV below V_{CC} or 13.7 V (whichever is less). This regulator effectively clamps the maximum output to slightly less than 13.7 V even with a V_{CC} greater than 14 V; see [Typical Application With a Resistive Divider](#) for more information.

8.4 Device Functional Modes

8.4.1 Unidirectional vs Bidirectional Operation

Unidirectional operation is where the load current only flows in one direction (V_{SENSE} is always positive). Application examples are PA monitoring, non-inductive load monitoring, and laser or LED drivers. Unidirectional operation allows the output zero reference to be true zero volts on the output. The LMP8480-Q1 is designed for unidirectional applications where the setting of VREF is not required; see the [Unidirectional Application With the LMP8480-Q1](#) for more details.

Bidirectional operation is where the load current can flow in both directions (V_{SENSE} can be positive or negative). Application examples are battery-charging or regenerative motor monitoring. The LMP8481-Q1 is designed for bidirectional applications and has a pair of VREF pins to allow the setting of the output zero reference level (V_{REF}); see the [Unidirectional Application With the LMP8480-Q1](#) section for more details.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMP848x-Q1 amplifies the voltage developed across a current-sensing resistor when current passes through it. Flexible offset inputs allow adjusting the functionality of the output for multiple configurations, as discussed throughout this section.

9.1.1 Input Common-Mode and Differential Voltage Range

The input common-mode range, where common-mode range is defined as the voltage from ground to the voltage on R_{SP} input, must be in the range of 4.0 V to 76 V. Operation below 4.0 V on either input pin introduces severe gain error and nonlinearities.


The maximum differential voltage (defined as the voltage difference between R_{SP} and R_{SN}) must be 667 mV or less. The theoretical maximum input is 700 mV ($14\text{ V} / 20$).

Taking the inputs below 4 V does not damage the device, but the output conditions during this time are not predictable and are not ensured.

If the load voltage (V_{cm}) is expected to fall below 4 V as part of normal operation, preparations must be made for invalid output levels during this time.

9.2 Typical Applications

9.2.1 Unidirectional Application With the LMP8480-Q1



Copyright © 2017, Texas Instruments Incorporated

Figure 27. Unidirectional Application with the LMP8480-Q1

9.2.1.1 Design Requirements

The LMP8480-Q1 is designed for unidirectional current sense applications. The output of the amplifier is equal to the differential input voltage times the fixed device gain.

9.2.1.2 Detailed Design Procedure

The output voltage can be calculated from [Equation 9](#):

$$V_{OUT} = (V_{RSP} - V_{RSN}) \times A_V \tag{9}$$

Typical Applications (continued)

Note that the minimum zero reading is limited by the lower output swing and input offset. The LMP8480-Q1 is functionally identical to the LMP8481-Q1, but with the V_{REFA} and V_{REFB} nodes grounded internally. The LMP8481-Q1 can replace the LMP8480-Q1 if both the V_{REF} inputs (pins 6 and 7) are grounded.

9.2.1.3 Application Curve





Figure 28. Unidirectional Transfer Function for Gain-of-20 Option

9.2.2 Bidirectional Current Sensing Using the LMP8481-Q1



Copyright © 2017, Texas Instruments Incorporated

Figure 29. Bidirectional Current Sensing Using the LMP8481-Q1

9.2.2.1 Design Requirements

Bidirectional operation is required where the measured load current can be positive or negative. Because V_{SENSE} can be positive or negative, and the output cannot swing negative, the zero output level must be level-shifted above ground to a known zero reference point. The LMP8481-Q1 allows for the setting this reference point.

Typical Applications (continued)

9.2.2.2 Detailed Design Procedure

The V_{REFA} and V_{REFB} pins set the zero reference point. The output zero reference point is set by applying a voltage to the REFA and REFB pins; see the [Unidirectional Application With the LMP8480-Q1](#) section. [V_{REFA} and V_{REFB} Pins \(LMP8481-Q1 Only\)](#) shows the output transfer function with a 1.2-V reference applied to the gain-of-20 option.

9.2.2.3 Application Curve





Figure 30. Bidirectional Transfer Function Using a 1.2-V Reference Voltage

9.2.3 Typical Application With a Resistive Divider

Take care if the output is driving an A/D input with a maximum A/D maximum input voltage lower than the amplifier supply voltage because the output can swing higher than the planned load maximum resulting from input transients or shorts on the load and overload or possibly damage the A/D input.

A resistive attenuator, as shown in [Figure 31](#), can be used to match the maximum swing to the input range of the A/D converter.



Copyright © 2017, Texas Instruments Incorporated

Figure 31. Typical Application With Resistive Divider Example

10 Power Supply Recommendations

10.1 Power Supply Decoupling

In order to decouple the LMP848x-Q1 from ac noise on the power supply, TI recommends using a 0.1- μ F bypass capacitor between the V_{CC} and GND pins. This capacitor must be placed as close as possible to the supply pins. In some cases, an additional 10- μ F bypass capacitor can further reduce the supply noise.

Do not forget that these bypass capacitors must be rated for the full supply and load source voltage. TI recommends that the working voltage of the capacitor (WVDC) be at least two times the maximum expected circuit voltage.

11 Layout

11.1 Layout Guidelines

The traces leading to and from the sense resistor can be significant error sources. With small value sense resistors ($< 100\text{ m}\Omega$), any trace resistance shared with the load current can cause significant errors.

The amplifier inputs must be directly connected to the sense resistor pads using Kelvin or 4-wire connection techniques. The traces must be one continuous piece of copper from the sense resistor pad to the amplifier input pin pad, and ideally on the same copper layer with minimal vias or connectors. These recommendations can be important around the sense resistor if any significant heat gradients are being generated.

To minimize noise pickup and thermal errors, the input traces must be treated as a differential signal pair and routed tightly together with a direct path to the input pins. The input traces must be run away from noise sources, such as digital lines, switching supplies or motor drive lines. Remember that these traces can contain high voltage, and must have the appropriate trace routing clearances.

Because the sense traces only carry the amplifier bias current (approximately 7 μ A at room temperature), the connecting input traces can be thinner, signal level traces. Excessive resistance in the trace must also be avoided.

The paths of the traces must be identical, including connectors and vias, so that these errors are equal and cancel.

The sense resistor heats up when the load increases. When the resistor heats up, the resistance generally goes up, which causes a change in the readings. The sense resistor must have as much heatsinking as possible to remove this heat through the use of heatsinks or large copper areas coupled to the resistor pads. A reading drifting over time after turn-on can usually be traced back to sense resistor heating.

11.2 Layout Example




Figure 32. Kelvin or 4-Wire Connection to the Sense Resistor

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

[LMP8480/1 PSPIICE Model](#)

[LMP8480/1 TINA Reference Design](#)

[TINA-TI SPICE-Based Analog Simulation Program](#)

[LMP8480/1 Evaluation Boards](#)

[LMP8480/1 Evaluation Board Manual](#)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMP8480-Q1	Click here				
LMP8481-Q1	Click here				

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMP8480ASQDGKRQ1	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	16GX	Samples
LMP8480ATQDGKRQ1	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	16HX	Samples
LMP8481AHQDGKRQ1	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	16IX	Samples
LMP8481ASQDGKRQ1	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	16JX	Samples
LMP8481ATQDGKRQ1	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	16KX	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMP8480-Q1, LMP8481-Q1 :

- Catalog: [LMP8480](#), [LMP8481](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP8480ASQDGKRQ1	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8480ATQDGKRQ1	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481AHQDGKRQ1	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481ASQDGKRQ1	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481ATQDGKRQ1	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP8480ASQDGKRQ1	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMP8480ATQDGKRQ1	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMP8481AHQDGKRQ1	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMP8481ASQDGKRQ1	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMP8481ATQDGKRQ1	VSSOP	DGK	8	3500	367.0	367.0	35.0



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.