

具有集成薄膜电阻器的 INA1620 高保真音频运算放大器和 EMI 滤波器


1 特性

- 匹配精度为 0.004% (典型值) 的高质量薄膜电阻器
- 集成 EMI 滤波器
- 超低噪声: 1kHz 时为 $2.8\text{nV}/\sqrt{\text{Hz}}$
- 超低总谐波失真 + 噪声: -119dB THD+N (以 142mW 通道的功率驱动 32Ω 通道的负载)
- 宽增益带宽产品: 32MHz ($G = +1000$)
- 高压摆率: $10\text{V}/\mu\text{s}$
- 高容性负载驱动能力: $> 600\text{pF}$
- 高开环增益: 136dB (600Ω 负载)
- 低静态电流: 每通道 2.6mA
- 具有更低的“噗噗”和“咔嗒”噪声的低功耗关断模式: 每通道 $5\mu\text{A}$
- 短路保护
- 宽电源电压范围: $\pm 2\text{V}$ 至 $\pm 18\text{V}$
- 采用小型 24 引脚 WQFN 封装

2 应用

- 高保真 (HiFi) 耳机驱动器
- 专业音频设备
- 模数混合控制台
- 音频测试和测量

INA1620 简化内部原理图



3 说明

INA1620 将 4 个高精度匹配薄膜电阻器对和片上 EMI 滤波与一个低失真、高输出电流、双路音频运算放大器集成在一起。该放大器在 1kHz 频率下具有 $2.8\text{nV}/\sqrt{\text{Hz}}$ 的极低噪声密度和 -119.2dB 的超低 THD+N, 能够以 150mW 的输出功率驱动一个 32Ω 的负载。集成式薄膜电阻器的匹配精度在 0.004% 以内, 可用于创建大量具有极高性能的音频电路。

INA1620 具有 $\pm 2\text{V}$ 至 $\pm 18\text{V}$ 的极宽电源电压范围, 每通道电源电流仅为 2.6mA 。INA1620 还具有关断模式, 允许放大器从正常运行状态切换至待机状态 (待机电流通常小于 $5\mu\text{A}$)。关断模式经专门设计, 可消除进入或退出关断模式时产生的“咔嗒”和“噗噗”噪声。


INA1620 具有独特的内部布局, 可将串扰降到最低, 即使在过驱动或过载时也不受通道间相互作用的影响。此器件的额定工作温度范围为 -40°C 至 $+125^\circ\text{C}$ 。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
INA1620	WQFN (24)	4.00mm x 4.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的封装选项附录。

快速傅立叶变换 (FFT): 1kHz、 32Ω 负载、 50mW



目录

1	特性	1	8	Application and Implementation	20
2	应用	1	8.1	Application Information.....	20
3	说明	1	8.2	Typical Application	24
4	修订历史记录	2	8.3	Other Application Examples.....	27
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	28
6	Specifications	4	10	Layout	28
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	28
6.2	ESD Ratings.....	4	10.2	Layout Example	28
6.3	Recommended Operating Conditions.....	4	11	器件和文档支持	29
6.4	Thermal Information	4	11.1	器件支持	29
6.5	Electrical Characteristics:	5	11.2	文档支持	29
6.6	Typical Characteristics	7	11.3	接收文档更新通知	29
7	Detailed Description	15	11.4	社区资源	29
7.1	Overview	15	11.5	商标	30
7.2	Functional Block Diagram	15	11.6	静电放电警告	30
7.3	Feature Description.....	15	11.7	术语表	30
7.4	Device Functional Modes.....	18	12	机械、封装和可订购信息	30

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2018) to Revision A

Page

•	首次发布生产数据数据表	1
---	-------------------	----------

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	3	—	Connect to ground
EN	16	I	Shutdown (logic low), enable (logic high)
IN+ A	22	I	Noninverting input, channel A
IN- A	21	I	Inverting input, channel A
IN+ B	9	I	Noninverting input, channel B
IN- B	10	I	Inverting input, channel B
NC	4	—	No internal connection
NC	15	—	No internal connection
OUT A	17	O	Output, channel A
OUT B	14	O	Output, channel B
R1A	24	—	Resistor pair 1, end point A
R1B	23	—	Resistor pair 1, center point
R1C	1	—	Resistor pair 1, end point C
R2A	19	—	Resistor pair 2, end point A
R2B	20	—	Resistor pair 2, center point
R2C	18	—	Resistor pair 2, end point C
R3A	12	—	Resistor pair 3, end point A
R3B	11	—	Resistor pair 3, center point
R3C	13	—	Resistor pair 3, end point C
R4A	7	—	Resistor pair 4, end point A
R4B	8	—	Resistor pair 4, center point
R4C	6	—	Resistor pair 4, end point C
V+	2	—	Positive (highest) power supply
V-	5	—	Negative (lowest) power supply
Thermal pad			Exposed thermal die pad on underside; connect thermal die pad to V-.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply voltage, $V_S = (V+) - (V-)$		40	V
	Input voltage (signal inputs, enable, ground)	$(V-) - 0.5$	$(V+) + 0.5$	
	Input differential voltage		± 0.5	
Current	Input current (all pins except power-supply and resistor pins)		± 10	mA
	Through each resistor		30	
	Output short-circuit ⁽²⁾		Continuous	
Temperature	Operating, T_A	-55	125	°C
	Junction, T_J		150	
	Storage, T_{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to $V_S / 2$ (ground in symmetrical dual supply setups), one amplifier per package.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, $(V+) - (V-)$	Single-supply	4		36	V
	Dual-supply	± 2		± 18	
Current per resistor				15	mA
Specified temperature		-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA1620	UNIT
		RTW (QFN)	
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	13.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics application report*, [SPRA953](#).

6.5 Electrical Characteristics:

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2\text{ V}$ to $\pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{mid supply}$, and $R_L = 1\text{ k}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO PERFORMANCE						
THD+N	Total harmonic distortion + noise	$G = 1$, $f = 1\text{ kHz}$, $V_{OUT} = 3.5 V_{RMS}$, $R_L = 2\text{ k}\Omega$, 80-kHz measurement bandwidth	0.000025%			
		$G = 1$, $f = 1\text{ kHz}$, $V_{OUT} = 3.5 V_{RMS}$, $R_L = 600\ \Omega$, 80-kHz measurement bandwidth	0.000025%			
		$G = 1$, $f = 1\text{ kHz}$, $P_{OUT} = 10\text{ mW}$, $R_L = 128\ \Omega$, 80-kHz measurement bandwidth	0.000071%			
		$G = 1$, $f = 1\text{ kHz}$, $P_{OUT} = 10\text{ mW}$, $R_L = 32\ \Omega$, 80-kHz measurement bandwidth	0.000158%			
		$G = 1$, $f = 1\text{ kHz}$, $P_{OUT} = 10\text{ mW}$, $R_L = 16\ \Omega$, 80-kHz measurement bandwidth	0.000224%			
IMD	Intermodulation distortion	SMPTE/DIN two-tone, 4:1 (60 Hz and 7 kHz), $G = 1$, $V_O = 3 V_{RMS}$, $R_L = 2\text{ k}\Omega$, 90-kHz measurement bandwidth	0.000018%			
		CCIF twin-tone (19 kHz and 20 kHz), $G = 1$, $V_O = 3 V_{RMS}$, $R_L = 2\text{ k}\Omega$, 90-kHz measurement bandwidth	0.000032%			
FREQUENCY RESPONSE						
GBW	Gain-bandwidth product	$G = 1000$		32		MHz
		$G = 1$		8		
SR	Slew rate	$G = -1$		10		$\text{V}/\mu\text{s}$
		Full-power bandwidth ⁽¹⁾	$V_O = 1 V_P$		1.6	MHz
	Overload recovery time	$G = -10$		300		ns
	Channel separation (dual)	$f = 1\text{ kHz}$		140		dB
	EMI filter corner frequency			500		MHz
NOISE						
	Input voltage noise	$f = 20\text{ Hz}$ to 20 kHz		2.1		μV_{PP}
e_n	Input voltage noise density ⁽²⁾	$f = 10\text{ Hz}$		6.5		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$		3.5		
		$f = 1\text{ kHz}$		2.8		
i_n	Input current noise density	$f = 10\text{ Hz}$		1.6		$\text{pA}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		0.8		
OFFSET VOLTAGE						
V_{OS}	Input offset voltage			± 0.1	± 1	mV
		$T_A = -40^\circ\text{C}$ to 125°C				
dV_{OS}/dT	Input offset voltage drift ⁽²⁾	$T_A = -40^\circ\text{C}$ to 125°C		-0.5	± 2.5	$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio			0.1	3	$\mu\text{V}/\text{V}$
INPUT BIAS CURRENT						
I_B	Input bias current			1.2	2	μA
		$T_A = -40^\circ\text{C}$ to 125°C ⁽²⁾				
I_{OS}	Input offset current			± 10	± 100	nA
		$T_A = -40^\circ\text{C}$ to 125°C ⁽²⁾				
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage range		$(V_-) + 1.5$		$(V_+) - 1$	V
CMRR	Common-mode rejection ratio	$(V_-) + 1.5\text{ V} \leq V_{CM} \leq (V_+) - 1\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C , $V_S = \pm 18\text{ V}$	108	127		dB

(1) Full-power bandwidth = $SR / (2\pi \times V_P)$, where SR = slew rate.

(2) Specified by design and characterization.

Electrical Characteristics: (continued)

 at $T_A = 25^\circ\text{C}$, $V_S = \pm 2\text{ V}$ to $\pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{midsupply}$, and $R_L = 1\text{ k}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT IMPEDANCE						
Differential			60k 0.8			Ω pF
Common-mode			500M 0.9			Ω pF
OPEN-LOOP GAIN						
A_{OL}	Open-loop voltage gain	$(V-) + 2\text{ V} \leq V_O \leq (V+) - 2\text{ V}$, $R_L = 32\ \Omega$, $V_S = \pm 5\text{ V}$	114	120		dB
		$(V-) + 1.5\text{ V} \leq V_O \leq (V+) - 1.5\text{ V}$, $R_L = 600\ \Omega$, $V_S = \pm 18\text{ V}$	120	136		
OUTPUT						
V_O	Voltage output swing from rail	Positive rail	No load	800		mV
			$R_L = 600\ \Omega$	1000		
		Negative rail	No load	800		
			$R_L = 600\ \Omega$	1000		
I_{OUT}	Output current				图 38	mA
Z_O	Open-loop output impedance				图 40	Ω
I_{SC}	Short-circuit current	$V_S = \pm 18\text{ V}$	+145 / -130			mA
C_{LOAD}	Capacitive load drive				图 24	pF
ENABLE PIN						
V_{IH}	Logic high threshold		0.82			V
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}^{(2)}$			0.95	
V_{IL}	Logic low threshold		0.78			V
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}^{(2)}$	0.65			
I_{IH}	Input current	$V_{EN} = 1.8\text{ V}$	1.5			μA
RESISTOR PAIRS						
Resistor ratio matching ⁽³⁾	Resistors in same pair		0.004%	0.02%		
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}^{(2)}$			0.023%	
Resistor ratio matching temperature coefficient	Resistors in same pair		± 0.07	± 0.15		ppm/ $^\circ\text{C}$
Individual resistor value			0.84	1	1.15	k Ω
Individual resistor temperature coefficient				2	20	ppm/ $^\circ\text{C}$
POWER SUPPLY						
I_Q	Quiescent current (per channel)	$V_{EN} = 2\text{ V}$, $I_{OUT} = 0\text{ A}$		2.6	3.3	mA
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}^{(2)}$			
		$V_{EN} = 0\text{ V}$, $I_{OUT} = 0\text{ A}$		5	10	μA

(3) Resistor ratio matching refers to the matching between the two 1-k Ω resistors in each resistor pair. There are four pairs on each INA1620: RXA, RXB, RXC and RXD, where X is the terminal connection number. See [Resistor Tolerance](#) for more details.

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 1. Input Offset Voltage Histogram




图 2. Input Offset Voltage Drift Histogram




图 3. Input Offset Voltage vs Temperature




图 4. Input Offset Voltage vs Common-Mode Voltage




图 5. Input Voltage Noise Spectral Density vs Frequency




图 6. Input Current Noise Spectral Density vs Frequency

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 7. 0.1-Hz to 10-Hz Noise




图 8. Voltage Noise vs Source Resistance




图 9. Maximum Output Voltage vs Frequency




图 10. Open-Loop Gain and Phase vs Frequency




图 11. Open-Loop Gain vs Temperature




图 12. Open-Loop Gain vs Temperature

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 13. Closed-Loop Gain vs Frequency




图 14. THD+N Ratio vs Frequency




图 15. THD+N Ratio vs Frequency




图 16. THD+N Ratio vs Output Amplitude




图 17. THD+N Ratio vs Output Amplitude




图 18. Intermodulation Distortion vs Output Amplitude

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 19. Channel Separation vs Frequency




图 20. PSRR vs Frequency (Referred to Input)




图 21. PSRR vs Temperature




图 22. CMRR vs Frequency (Referred to Input)




图 23. CMRR vs Temperature





图 24. Phase Margin vs Capacitive Load


Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




$G = 1, 10\text{ mV}$

图 25. Small-Signal Step Response




$G = 1, 10\text{ V}$

图 26. Large-Signal Step Response



$G = -10$

图 27. Negative Overload Recovery



$G = -10$

图 28. Positive Overload Recovery




图 29. No Phase Reversal




图 30. I_B vs Temperature

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 31. I_{OS} vs Temperature




图 32. I_B vs Common-Mode Voltage




图 33. I_B vs Common-Mode Voltage




图 34. Quiescent Current vs Temperature




图 35. Quiescent Current vs Supply Voltage




图 36. Quiescent Current vs Enable Voltage

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 37. Short-Circuit Current vs Temperature




图 38. Positive Output Voltage vs Output Current




图 39. Negative Output Voltage vs Output Current




图 40. Open-Loop Output Impedance vs Frequency



图 41. Resistor Absolute Value Histogram





图 42. Resistor Pair Matching Histogram

Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)



7 Detailed Description


7.1 Overview

The INA1620 integrates a dual, bipolar-input, audio operational amplifier with four high-precision thin-film resistor pairs on the same die. The internal amplifiers and resistor pairs are pinned out to allow for many circuit configurations.

The internal amplifiers of the INA1620 use a unique topology to deliver high output current with extremely low distortion while consuming minimal supply current. A single gain-stage architecture, combining a high-gain transconductance input stage and a unity-gain output stage, allows the INA1620 to achieve an open-loop gain of 136 dB, even with 600-Ω loads.

A separate enable circuit maintains control of the input and output stage when the amplifier is placed into its shutdown mode and limits transients at the amplifier output when transitioning to and from this state. The enable circuit features logic levels referenced to the amplifier ground pin. This configuration simplifies the interface between the amplifier and the ground-referenced GPIO pins of microcontrollers. The addition of a ground pin to the amplifier provides several additional benefits. For example, the compensation capacitor between the input and output stages of the INA1620 is referenced to the ground pin, greatly improving PSRR.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Matched Thin-Film Resistor Pairs

The INA1620 integrates four thin-film resistor pairs. Each pair is made up of two thin-film resistors with a nominal resistance of 1 kΩ. While the absolute value of the resistor is not trimmed and can vary significantly, the two resistors in an pair are designed to match each other extremely well. The resistors in an pair typically match to within 0.004% of each other's value. This matching is also preserved well over temperature, with the matching drift having a 0.2 ppm/°C maximum specification. Each node in the resistor pair is bonded out to a pad on the

Feature Description (接下页)

INA1620 package allowing the resistor pairs to be used in multiple configurations. The nodes in the pair are protected from damage due to electrostatic discharge (ESD) events by diodes tied to the power supplies of the IC. For this reason, voltages beyond the power supplies cannot be applied to the resistors without forward-biasing the ESD protection diodes. The resistor pairs should not be used if there is no power applied to the INA1620. The configuration of the ESD protection diodes is shown in 图 44.




图 44. ESD Protection Diodes on Each Resistor Pair

Although the resistor pairs and amplifier core are fabricated on the same silicon substrate, they can be used in separate circuits as long as the previously-mentioned voltage limits are observed. The functional state of the amplifier (enabled or shutdown) does not affect the resistor pair's performance.

7.3.2 Power Dissipation

The INA1620 is capable of high output current with power-supply voltages up to ± 18 V. Internal power dissipation increases when operating at high supply voltages. The power dissipated in the op amp (P_{OPA}) is calculated using 公式 1:

$$P_{OPA} = (V_+ - V_{OUT}) \times I_{OUT} = (V_+ - V_{OUT}) \times \frac{V_{OUT}}{R_L} \quad (1)$$

In order to calculate the worst-case power dissipation in the op amp, the ac and dc cases must be considered separately.

In the case of constant output current (dc) to a resistive load, the maximum power dissipation in the op amp occurs when the output voltage is half the positive supply voltage. This calculation assumes that the op amp is sourcing current from the positive supply to a grounded load. If the op amp sinks current from a grounded load, modify 公式 2 to include the negative supply voltage instead of the positive.

$$P_{OPA(MAX_DC)} = P_{OPA} \left(\frac{V_+}{2} \right) = \frac{V_+^2}{4R_L} \quad (2)$$

The maximum power dissipation in the op amp for a sinusoidal output current (ac) to a resistive load occurs when the peak output voltage is $2/\pi$ times the supply voltage, given symmetrical supply voltages:

$$P_{OPA(MAX_AC)} = P_{OPA} \left(\frac{2V_+}{\pi} \right) = \frac{2 \cdot V_+^2}{\pi^2 \cdot R_L} \quad (3)$$

The dominant pathway for the INA1620 to dissipate heat is through the package thermal pad and pins to the PCB. Copper leadframe construction used in the INA1620 improves heat dissipation compared to conventional materials. PCB layout greatly affects thermal performance. Connect the INA1620 package thermal pad to a copper pour at the most negative supply potential. This copper pour can be connected to a larger copper plane within the PCB using vias to improve power dissipation. 图 45 shows an analogous thermal circuit that can be used for approximating the junction temperature of the INA1620. The power dissipated in the INA1620 is represented by current source P_D ; the ambient temperature is represented by voltage source 25°C ; and the junction-to-board and board-to-ambient thermal resistances are represented by resistors $R_{\theta JB}$ and $R_{\theta BA}$, respectively. The board-to-ambient thermal resistance is unique to every application. The sum of $R_{\theta JB}$ and $R_{\theta BA}$ is the junction-to-ambient thermal resistance of the system. The value for junction-to-ambient thermal resistance reported in the [Thermal Information](#) table is determined using the JEDEC standard test PCB. The voltages in the analogous thermal circuit at the points T_J and T_{PCB} represent the INA1620 junction and PCB temperatures, respectively.

Feature Description (接下页)




图 45. Approximate Thermal System Model of the INA1620 Soldered to a PCB

7.3.3 Thermal Shutdown

If the junction temperature of the INA1620 exceeds 175°C, a thermal shutdown circuit disables the amplifier in order to protect the device from damage. The amplifier is automatically re-enabled after the junction temperature falls below approximately 160°C. If the condition that caused excessive power dissipation has not been removed, the amplifier oscillates between a shutdown and enabled state until the output fault is corrected.

7.3.4 EN Pin

The enable pin (EN) of the INA1620 is used to toggle the amplifier enabled and disabled states. The logic levels defining these two states are: $V_{EN} \leq 0.78 \text{ V}$ (shutdown mode), and $V_{EN} \geq 0.82 \text{ V}$ (enabled). These threshold levels are referenced to the device ground (GND) pin. The EN pin can be driven by a GPIO pin from the system controller, discrete logic gates, or can be connected directly to the V+ supply. Do not leave the EN pin floating because the amplifier is prevented from being enabled. Likewise, do not place GPIO pins used to control the EN pin in a high-impedance state because this placement also prevents the amplifier from being enabled. A small current flows into the enable pin when a voltage is applied. Using the simplified internal schematic shown in 图 46, use 公式 4 to estimate the enable pin current:

$$I_{EN} = \frac{V_{EN} - 0.7 \text{ V}}{700 \text{ k}\Omega} \quad (4)$$

As illustrated in 图 46, the EN pin is protected by diodes to the amplifier power supplies. Do not connect the EN pin to voltages outside the limits defined in the [Specifications](#) section.




图 46. EN Pin Simplified Internal Schematic

Feature Description (接下页)

7.3.5 GND Pin

The inclusion of a ground (GND) pin in the INA1620 architecture allows the internal enable circuitry to be referenced to the system ground, eliminating the need for level shifting circuitry in many applications. The internal amplifier compensation capacitors are also referenced to this pin, greatly increasing the ac PSRR. For highest performance, connect the GND pin to a low-impedance reference point with minimal noise present. As shown in [图 46](#), the GND pin is protected by ESD diodes to the amplifier power supplies. Do not connect the GND pin to voltages outside the limits defined in the [Specifications](#) section.

7.3.6 Input Protection

The amplifier input pins of the INA1620 are protected from excessive differential voltage with back-to-back diodes, as [图 47](#) shows. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or $G = +1$ circuits, fast-ramping input signals can forward bias these diodes because the output of the amplifier cannot respond quickly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, the input signal current must be limited to 10 mA or less. If the input signal current is not inherently limited, use an input series resistor (R_I) or a feedback resistor (R_F) to limit the signal input current. This input series resistor degrades the low-noise performance of the INA1620 and is examined in the [Noise Performance](#) section. [图 47](#) shows an example configuration when both current-limiting input and feedback resistors are used.




图 47. Pulsed Operation

7.4 Device Functional Modes

The INA1620 has two operating modes determined by the voltage between the EN and GND pins: a shutdown mode ($V_{EN} \leq 0.78$ V) and an enabled mode ($V_{EN} \geq 0.82$ V). The measured datasheet performance parameters specified in the [Typical Characteristics](#) and [Specifications](#) sections are given with the amplifier in the enabled mode, unless otherwise noted.

7.4.1 Shutdown Mode

When the EN pin voltage is below the logic low threshold, the INA1620 enters a shutdown mode with minimal power consumption. In this state the output transistors of the amplifier are not powered on. However, do not consider the amplifier output to be high-impedance. Applying signals to the output of the INA1620 while the device is in the shutdown mode can parasitically power the output stage, causing the INA1620 output to draw current.

The INA1620 enable circuitry limits transients at the output when transitioning into or out of shutdown mode. However, small output transients do still accompany this transition, as illustrated in [图 48](#) and [图 49](#). Note that in both figures the time scale is 1 μ s per division, indicating that the output transients are extremely brief in nature, and therefore not likely to be audible in headphone applications.

Device Functional Modes (接下页)




图 48. INA1620 Output Voltage When EN Pin Transitions High (32-Ω Load Connected)

图 49. INA1620 Output Voltage When EN Pin Transitions Low (32-Ω Load Connected)

7.4.2 Output Transients During Power Up and Power Down

To minimize the possibility of output transients that might produce an audible *click* or *pop*, ramp the supply voltages for the INA1620 symmetrically to their nominal values. Asymmetrical supply ramping can cause output transients during power up that can be audible in headphone applications. If possible, hold the EN pin low while the power supplies are ramping up or down. If the EN pin is not being independently controlled (for example, by a GPIO pin), use a voltage divider to hold the enable pin voltage below the logic-high threshold until the power supplies reach the specified minimum voltage, as shown in 图 50.




图 50. Voltage Divider Used to Hold Enable Low at Power-Up or Power-Down

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The low noise and distortion of the INA1620 make the device useful for a variety of applications in professional and consumer audio products. However, these same performance metrics also make the INA1620 useful for industrial, test-and-measurement, and data-acquisition applications. The example shown here is only one possible application where the INA1620 provides exceptional performance.

8.1.1 Noise Performance

图 51 shows the total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions).

The INA1620 is shown with total circuit noise calculated. The op amp contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current, and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The low voltage and current noise of the INA1620 internal op amps make the device an excellent choice for use in applications where the source impedance is less than 10 kΩ as shown in 图 51.




图 51. Noise Performance of the INA1620 Internal Amplifiers

Application Information (接下页)

8.1.2 Resistor Tolerance

The INA1620 integrated resistor pairs use an advanced thin film process to create resistor pairs that have excellent matching. Each specific resistor pair is specifically designed for accurate matching between the two resistors. 图 42 shows the distribution of resistor matching for a typical device population. The equation used to calculate matching between resistors in a pair is shown in 公式 5.

$$\text{Resistor Ratio Matching (\%)} = \frac{R_{XA} - R_{XB}}{\text{Average}(R_{XA}, R_{XB})} \times 100 \quad (5)$$

In addition to excellent matching between resistors in each resistor pair, all resistors on a single INA1620 achieve good matching due to inherent process matching across each device. 图 52 shows a typical distribution of the worst-case matching across all resistors on a single INA1620. The matching was calculated using the highest value resistance on a device matched with the lowest resistance value on the same device.




图 52. Matching Histogram, Maximum to Minimum

8.1.3 EMI Rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. An op amp that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this section provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the op amp. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit approximately matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the noninverting input terminal with no complex interactions from other components or connecting PCB traces.

High-frequency signals conducted or radiated to any pin of the operational amplifier result in adverse effects, as the amplifier does not have sufficient loop gain to correct for signals with spectral content outside its bandwidth. Conducted or radiated EMI on inputs, power supply, or output may result in unexpected DC offsets, transient voltages, or other unknown behavior. Take care to properly shield and isolate sensitive analog nodes from noisy radio signals and digital clocks and interfaces.

The EMIRR IN+ of the INA1620 amplifiers is plotted versus frequency as shown in 图 53. See also *EMI Rejection Ratio of Operational Amplifiers*, available for download from www.ti.com.

Application Information (接下页)




图 53. INA1620 EMIRR IN+

表 1 lists the EMIRR IN+ values for the INA1620 at particular frequencies commonly encountered in real-world applications. Applications listed in 表 1 may be centered on or operated near the particular frequency shown. This information may be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

表 1. INA1620 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	18 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	33 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	26 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	40 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	55 dB

8.1.4 EMIRR +IN Test Configuration

图 54 shows the circuit configuration for testing the EMIRR IN+. An RF source connects to the op amp noninverting input pin using a transmission line. The op amp is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the op amp input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. A multimeter samples and measures the resulting DC offset voltage. The LPF isolates the multimeter from residual RF signals that may interfere with multimeter accuracy.




图 54. EMIRR +IN Test Configuration

8.2 Typical Application

The low distortion and high output-current capabilities of the INA1620 make this device an excellent choice for headphone-amplifier applications in portable or studio applications. These applications typically employ an audio digital-to-analog converter (DAC) and a separate headphone amplifier circuit connected to the DAC output. High-performance audio DACs can have an output signal that is either a varying current or voltage. Voltage output configurations require less external circuitry, and therefore have advantages in cost, power consumption, and solution size. However, these configurations can offer slightly lower performance than current output configurations. Differential outputs are standard on both types of DACs. Differential outputs double the output signal levels that can be delivered on a single, low-voltage supply, and also allow for even-harmonics common to both outputs to be cancelled by external circuitry. A simplified representation of a voltage-output audio DAC is shown in [图 55](#). Two ac voltage sources (V_{AC}) deliver the output signal to the complementary outputs through their associated output impedances (R_{OUT}). Both output signals have a dc component as well, represented by dc voltage source V_{DC} . The headphone amplifier circuit connected to the output of an audio DAC must convert the differential output into a single-ended listening signal and be capable of producing signals of sufficient amplitude at the headphones to achieve reasonable listening levels.




图 55. INA1620 Used as a Headphone Amplifier for a Voltage-Output Audio DAC

8.2.1 Design Requirements

- ± 5 -V power supplies
- 150-mW output power (32- Ω load)
- < -110 -dB THD+N at maximum output (32- Ω load)
- < 0.01 -dB magnitude deviation (20 Hz to 20 kHz)

8.2.2 Detailed Design Procedure

[图 55](#) shows a schematic of a headphone amplifier circuit for voltage output DACs. An op amp is configured as a difference amplifier that converts the differential output voltage to single-ended.

The gain of the difference amplifier in [图 55](#) is determined by the resistor values, and includes the output impedance of the DAC. For $R_2 = R_4$ and $R_1 = R_3$, the output voltage of the headphone amplifier circuit is shown in [公式 6](#):

$$V_{OUT} = V_{DAC} \frac{R_2}{R_1 + R_{OUT}} \quad (6)$$

The output voltage required for headphones depends on the headphone impedance, as well as the headphone efficiency (η), a measure of the sound pressure level (SPL, measured in dB) for a certain input power level (typically given at 1 mW). The headphone SPL at other power levels is calculated using [公式 7](#):

Typical Application (接下页)

$$SPL(dB) = \eta + 10\log\left(\frac{P_{IN}}{1 \text{ mW}}\right)$$

where

- η = efficiency
- P_{IN} = input power to the headphones

(7)

图 56 shows the input power required to produce certain SPLs for different headphone efficiencies. Typically, over-the-ear style headphones have lower efficiencies than in-ear types with 95 dB/mW being a common value.




图 56. Sound Pressure Level vs Input Power for Headphones of Various Efficiencies

In-ear headphones can have efficiencies of 115 dB/mW or greater, and therefore have much lower power requirements. The output power goal for this design is 150 mW — sufficient power to produce extremely loud sound pressure levels in a wide range of headphones. A 32-Ω headphone impedance is used for this requirement because 32 Ω is a very common value in headphones for portable applications. 公式 8 shows the voltage required for 32-Ω headphones:

$$V_O = \sqrt{P \times R} = \sqrt{150 \text{ mW} \times 32 \Omega} = 2.191 V_{RMS} \tag{8}$$

Capacitors C_1 and C_2 limit the bandwidth of the circuit to prevent the unnecessary amplification of interfering signals. The maximum value of these capacitors is determined by the limitations on frequency response magnitude deviation detailed in the *Design Requirements* section. C_1 and C_2 combine with resistors R_2 and R_4 to form a pole, as shown in 公式 9:

$$f_p = \frac{1}{2\pi(R_2, R_4)(C_1, C_2)} \tag{9}$$

Calculate the minimum pole frequency allowable to meet the magnitude deviation requirements using 公式 10:

$$f_p \geq \frac{f}{\sqrt{\left(\frac{1}{G}\right)^2 - 1}} \geq \frac{20 \text{ kHz}}{\sqrt{\left(\frac{1}{0.999}\right)^2 - 1}} \geq 416.6 \text{ kHz}$$

where

- G represents the gain in decimal for a -0.01-dB deviation at 20 kHz.

(10)

Typical Application (接下页)




Use 公式 11 to calculate the upper limit for the value of C_1 and C_2 in order to meet the goal for minimal magnitude deviation at 20 kHz.

$$C_1, C_2 \leq \frac{1}{2\pi(R_2, R_4)F_p} \leq \frac{1}{2\pi(1\text{ k}\Omega)(416.6\text{ kHz})} \leq 382\text{ pF} \quad (11)$$

For this design, 100-pF capacitors were used because they meet the design requirements for amplitude deviation in the audio bandwidth.

8.2.3 Application Curves

图 57 shows the maximum output voltage achievable for a 32-Ω load before the onset of clipping ($\pm 5\text{-V}$ supplies), indicated by a sharp increase in distortion. As more current is delivered by the output transistors of an amplifier, additional distortion is produced. At low frequencies, this distortion is corrected by the feedback loop of the amplifier. However, as the loop gain of the amplifier begins to decline at high frequencies, the overall distortion begins to climb. The unique output stage design of the INA1620 greatly reduces the additional distortion at high frequency when delivering large currents, as shown in 图 58. High-order harmonics (above the 2nd and 3rd) are also kept to a minimal level at high output powers, as shown in 图 59.



8.3 Other Application Examples

8.3.1 Preampifier for Professional Microphones

图 60 shows a preamplifier designed for high performance applications that require low-noise and high common-mode rejection. Both channels of the INA1620 are configured as a two-op amp instrumentation amplifier with a variable gain from 6 to 40 dB. The excellent matching of the integrated 1kΩ resistors allows for high common-mode rejection in the circuit. An OPA197 is configured as a buffered power supply divider to provide a biasing voltage to the circuit, allowing the system to operate properly on a single 9-V battery. The additional components at the INA1620 inputs are for phantom power, EMI, and ESD protection.




图 60. Preampifier for Professional Microphones

9 Power Supply Recommendations

The INA1620 operates from $\pm 2\text{-V}$ to $\pm 18\text{-V}$ supplies, while maintaining excellent performance. However, some applications do not require equal positive and negative output voltage swing. With the INA1620, power-supply voltages do not need to be equal. For example, the positive supply could be set to 25 V with the negative supply at -5 V .

In all cases, the common-mode voltage must be maintained within the specified range. Key parameters are specified over the temperature range of $T_A = -40^\circ\text{C}$ to 125°C . Parameters that vary with operating voltage or temperature are shown in the *Typical Characteristics* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Connect low-ESR, 0.1- μF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from $V+$ to ground is applicable for single-supply applications. The bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry, because noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp specifically.
- Connect the device ground pin to a low-impedance, low-noise, system reference point, such as an analog ground.
- Place the external components as close to the device as possible. As shown in [图 61](#), keep feedback resistors close to the inverting input to minimize parasitic capacitance and the feedback loop area.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- For proper amplifier function, connect the package thermal pad to the most negative supply voltage (VEE).

10.2 Layout Example




图 61. Board Layout for a Difference Amplifier Configuration

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 TINA-TI™ (免费下载)

TINA-TI 软件是一款简单易用、功能强大且基于 SPICE 引擎的电路仿真程序。TINA-TI 软件是 TINA 软件的一款免费的全功能版本，除了一系列无源和有源模型外，此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析以及其他设计功能。

TINA-TI 软件可从模拟电子实验室设计中心[免费下载](#)，它可提供广泛的后处理功能，使用户能够以多种方式设置结果的格式。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能，从而创建一个动态的快速入门工具。

注

这些文件需要安装 TINA 软件（由 DesignSoft™提供）或者 TINA-TI 软件。请从 [TINA-TI 文件夹](#) 中下载免费的 TINA-TI 软件。

11.1.1.2 TI 高精度设计

欲获取 TI 高精度设计，请访问 <http://www.ti.com.cn/ww/analog/precision-designs/>。TI 高精度设计是由 TI 公司高精度模拟应用专家创建的模拟解决方案，提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。

11.2 文档支持

11.2.1 相关文档

如需相关文档，请参阅：

- 《反馈曲线图定义运算放大器交流性能》
- 《电路板布局技巧》，SLOA089
- 《适用于电压输出音频 DAC 的耳机放大器参考设计》
- 《面向耳机应用的差分放大器稳定化》
- 《减少 CMOS 模拟开关导致的失真》
- 《运算放大器的电磁干扰 (EMI) 抑制比》
- 《高保真音响电路设计》

11.3 接收文档更新通知

要接收文档更新通知，请在 ti.com.cn 上查找器件产品文件夹。单击右上角的[通知我](#)即可接收产品信息更改每周摘要。有关更改的详细信息，请参阅任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

DesignSoft is a trademark of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA1620RTWR	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA1620	Samples
INA1620RTWT	ACTIVE	WQFN	RTW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA1620	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4206244/C 07/11


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206249-5/P 05/15

NOTES: A. All linear dimensions are in millimeters

RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司