THS3491 900MHz、500mA 高功率输出电流反馈放大器

1 特性

- 带宽：
  - 900MHz（V_O = 2V_{PP}，A_V = 5V/V）
  - 320MHz（V_O = 10V_{PP}，A_V = 5V/V）
- 压摆率：8000V/µs (V_O = 20V_{PP})
- 输入电压噪声：1.7nV/√Hz
- 双极电源范围：±7V 至 ±16V
- 单电源范围：14V 至 32V
- 输出摆幅：28V_{PP}（±16V 电源，100Ω 负载）
- 线性输出电流：±420mA（典型值）
- 16.8mA 修整后的电源电流（低温度系数）
- HD2 和 HD3：小于 –75dBc（50MHz，V_O = 10V_{PP}，100Ω 负载）
- 上升和下降时间：1.3ns（10V 阶跃）
- 过冲：1.5%（10V 阶跃，A_V = 5V/V）
- 电流限制和热关断保护
- 断电特性

2 应用

- 高电压任意波形发生器
- 用于 LCD 测试仪的信号发生器
- 用于 LCR 表的输出驱动器
- 功率 FET 驱动器
- 高电容负载压电元件驱动器
- VDSL 线路驱动器
- 以引脚兼容的方式对 THS3095 (DDA) 进行升级

典型的任意波形发生器输出驱动电路



3 说明

THS3491 电流反馈放大器 (CFA) 可以为 需要 在从直流到大于 100MHz 值（负载为 100Ω）的高输出功率水平实现最低失真的应用提供更出色的性能。尽管该电流反馈设计的额定增益为 5V/V，但它能够在宽增益范围内保持几乎恒定的带宽和失真。

8000V/µs 的压摆率能够以低失真和 100MHz 的频率为严苛的负载提供 10V_{PP} 的输出。900MHz、小信号带宽能够以 10V 阶跃以及小于 1.3ns 的上升和下降时间提供小于 1.5% 的低过冲。大于 500mA 的峰值输出电流驱动值能够以快速的信号驱动高电容负载。

通过使用 VQFN-16 (RGT) 封装，新设计能够从最低的失真获益，而 8 引脚 HSOIC (DDA) 封装（具有 PowerPAD™）可升级现有的 THS3091 或 THS3095 设计。与传统的 THS3091 或 THS3095 选项相比，THS3491 的更低输出余量能够在相同的 ±15V 电源下提供更大的输出摆幅。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
THS3491	VQFN (16)	3.00mm × 3.00mm
	HSOIC (8)	4.89mm × 3.90mm

(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。

谐波失真与频率间的关系



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

目录

1 特性 ... 1
2 应用 ... 1
3 说明 ... 1
4 修订历史记录 ... 2
5 Device Comparison Table ... 4
6 Pin Configuration and Functions ... 4
7 Specifications ... 5
7.1 Absolute Maximum Ratings ... 5
7.2 ESD Ratings ... 5
7.3 Recommended Operating Conditions ... 5
7.4 Thermal Information ... 5
7.5 Electrical Characteristics: V_S = ±15 V ... 6
7.6 Electrical Characteristics: V_S = ±7.5 V ... 9
7.7 Typical Characteristics: ±15 V ... 11
7.8 Typical Characteristics: ±7.5 V ... 18
8 Detailed Description ... 22
8.1 Overview ... 22
8.2 Functional Block Diagram ... 22
8.3 Feature Description ... 23
8.4 Device Functional Modes ... 25
9 Application and Implementation ... 28
9.1 Application Information ... 28
9.2 Typical Application ... 31
10 Power Supply Recommendations ... 34
11 Layout ... 35
11.1 Layout Guidelines ... 35
11.2 Layout Example ... 38
12 器件和文档支持 ... 40
12.1 文档支持 ... 40
12.2 接收文档更新通知 ... 40
12.3 社区资源 ... 40
12.4 商标 ... 40
12.5 静电放电警告 ... 40
12.6 术语表 ... 40
13 机械、封装和可订购信息 ... 40

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (March 2018) to Revision B **Page**

- 已更改 *典型的任意波形发生器输出驱动电路*中的电阻值从 49.9Ω 更改为 40.2Ω ... 1
- 已更改 *典型的任意波形发生器输出驱动电路*中的电阻值从 24.9Ω 更改为 30Ω ... 1
- Changed "T_A = 25°C" to "T_A ≈ 25°C" in *Electrical Characteristics: ±15 V* condition statement ... 6
- Changed "100% tested at 25°C" to "100% tested at ≈ 25°C" in the footnote of *Electrical Characteristics: ±15 V* ... 6
- Added "DDA package only" in Test Conditions column for "V_{OS}" specification ... 6
- Added new V_{OS} specifiction line for RGT package ... 6
- Added min/max values to "R_{FB_TRACE}" specification ... 7
- Changed units from "pF || kΩ" to "kΩ || pF" and changed typical spec accordingly ... 7
- Added min/max values to "T_{J_SENSE} 25℃ value" specification ... 8
- Changed "T_{J_SENSE} temperature coefficient" specification's typical value from 3 mV/℃ to 3.2 mV/℃ ... 8
- Added min/max values to "T_{J_SENSE} input impedance" specification ... 8
- Changed "T_A = 25°C" to "T_A ≈ 25°C" in *Electrical Characteristics: ±7.5 V* condition statement ... 9
- Changed "100% tested at 25°C" to "100% tested at ≈ 25°C" in the footnote of *Electrical Characteristics: ±7.5 V* ... 9
- Added "DDA package only" in Test Conditions column for "V_{OS}" specification ... 9
- Added new V_{OS} specifiction line for RGT package ... 9
- Changed units from "pF || kΩ" to "kΩ || pF" and changed typical values accordingly ... 9
- Added min/max values to "T_{J_SENSE} 25℃ value" specification ... 10
- Added min/max values to "T_{J_SENSE} input impedance" specification ... 10
- 已更改 "T_A = 25°C" to "T_A ≈ 25°C" in *Typical Characteristics: ±15 V* condition statement ... 11
- 已更改 Z_{OL} low frequency value from 160 dB to 138 dB in *Open-Loop Transimpedance Gain and Phase vs Frequency* ... 13
- 已更改 *Overdrive Recovery Time* grid lines and added gain information ... 14
- 已添加 *T_{J_SENSE} Voltage vs Ambient Temperature* ... 17
- 已更改 "T_A = 25°C" to "T_A ≈ 25°C" in *Typical Characteristics: ±7.5 V* condition statement ... 18
- 已更改 *Overdrive Recovery Time* grid lines and added gain information ... 19

版权 © 2017–2018, Texas Instruments Incorporated

修订历史记录 **(**接下页**)**

- Corrected polarity of negative supply capacitor in *Wideband Noninverting Gain Configuration (5 V/V)* 25
- Corrected negative supply capacitor polarity in *Wideband Inverting Gain Configuration (5 V/V)* 26
- 已添加 "R_{ISO}" to "1 Ω" in *Driving a Large Capacitive Load Using an Output Series Isolation Resistor* 28
- 已添加 1-kΩ resistor to *Driving a Large Capacitive Load Using an Output Series Isolation Resistor* 28
- 已更改 supply values from ±15 V to ±7.5 V in *Video Distribution Amplifier Application* 30
- 已更改 R_{S2} values from 100 Ω to 40.2 Ω in *Load-Sharing Driver Application* 31
- 已添加 30-Ω resistor to *Load-Sharing Driver Application* 31
- 已添加 text to *Design Requirements* and *Detailed Design Procedure* sections 32
- 已添加 *Application Curves* section 33

Changes from Original (August 2017) to Revision A **Page**

- 已更改 器件状态从“预告信息”更改为“生产数据” 1

Copyright © 2017–2018, Texas Instruments Incorporated

5 Device Comparison Table

DEVICE	SUPPLY, V_S (V)	SSBW, A_V = 5 (MHz)	MAXIMUM ICC AT 25°C (mA)	INPUT NOISE V_n (nV/√Hz)	HD2/3, 10 V_{PP} AT 50 MHz, G = 5 V/V (dBc)	SLEW RATE (V/µs)	LINEAR OUTPUT CURRENT (mA)
THS3491	±15	900	17.3	1.7	–76/–75	7100 (1)	±420
THS3095	±15	190	9.5	1.6	–40/–42	1200 (2)	±250
THS3001	±15	350	9	1.6	N/A	1400 (3)	±120
THS3061	±15	260	8.3	2.6	N/A	1060 (4)	±140

(1) Slew rate from FPBW of 320 MHz, 10 V_{PP}
(2) Slew rate from FPBW of 135 MHz, 4 V_{PP}
(3) Slew rate from FPBW of 32 MHz, 20 V_{PP}
(4) Slew rate from FPBW of 120 MHz, 4 V_{PP}

6 Pin Configuration and Functions

DDA Package
8-Pin HSOIC With PowerPAD™
Top View



NC - no internal connection

RGT Package
16-Pin VQFN With Exposed Thermal Pad
Top View



NC - no internal connection

Pin Functions

PIN (1)			TYPE (2)	DESCRIPTION
NAME	HSOIC	VQFN		
FB	—	1	O	Input side feedback pin
GND	—	5	GND	Ground, $\overline{PD}$ logic reference on the VQFN-16 (RGT) package
NC	5	2, 9, 12, 15	—	No connect (there is no internal connection). Recommended connection to a heat spreading plane, typically GND.
$\overline{PD}$	8	16	I	Amplifier power down: low = amplifier disabled, high (default) = amplifier enabled
REF	1	—	I	$\overline{PD}$ logic reference on the SOIC-8 (DDA) package. Typically connected to GND.
T_{J_SENSE}	—	6	O	Voltage proportional to die temperature
VIN–	2	3	I	Inverting input
VIN+	3	4	I	Noninverting input
VOUT	6	10, 11	O	Amplifier output
–VS	4	7, 8	P	Negative power supply
+VS	7	13, 14	P	Positive power supply
Thermal pad			—	Thermal pad. Electrically isolated from the device. Recommended connection to a heat spreading plane, typically GND.

(1) Both packages include a backside thermal pad. The thermal pad can be connected to a heat spreading plane that can be at any voltage because the device die is electrically isolated from this metal plate. The thermal pad can also be unused (not connected to any heat spreading plane or voltage) giving higher thermal impedance.
(2) GND = ground, I = input, O = output, P = power

Copyright © 2017–2018, Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Voltage	Supply voltage, (+VS) – (–VS)			33	V
	Supply voltage turnon, turnoff maximum dV/dT (2)			1	V/µs
	Input/output voltage range		(–VS) – 0.5	(+VS) + 0.5	V
	Differential input voltage			±0.5	
Current	Continuous input current (3)			±10	mA
	Continuous output current (3)			±100	
Temperature	Junction temperature, T_J (4)	Maximum		150	°C
		Continuous operation, long-term reliability		125	
	Storage temperature, T_{stg} (5)		–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Stay below this dV/dT supply turnon and turnoff edge rate to make sure that the edge-triggered ESD absorption device across the supply pins remains open. Exceeding this supply edge rate may transiently show a short circuit across the supplies.
(3) Long-term continuous current for electro-migration limits.
(4) Thermal shutdown at approximately 160°C junction temperature and recovery at approximately 145°C.
(5) See the MSL or reflow rating information provided with the material or see https://www.ti.com for the latest information.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$(+V_S) – (–V_S)$	Supply voltage	Dual-supply	±7	±15	±16	V
		Single-supply	14	30	32	
T_A	Operating free-air temperature		–40		85	°C

7.4 Thermal Information

THERMAL METRIC(1)		THS3491		UNIT
		DDA (HSOIC)	RGT (VQFN)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.5	49.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	66.8	55.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.2	23.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	6.4	1.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	19.5	23.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.5	7.8	°C/W

(1) For more information about traditional and new thermalmetrics, see the Semiconductor and IC Package ThermalMetrics application report.

Copyright © 2017–2018, Texas Instruments Incorporated

7.5 Electrical Characteristics: V_S = ±15 V

at $+V_S$ = +15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V, and RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	Test Level(1)
AC PERFORMANCE							
SSBW	Small-signal bandwidth	V_O = 2 V_{PP}, < 0.5-dB peaking		900		MHz	C
LSBW	Large-signal bandwidth	V_O = 10 V_{PP}, < 1-dB peaking		320		MHz	C
	Bandwidth for 0.2-dB flatness	V_O = 2 V_{PP}		350		MHz	C
SR	Slew rate (20% – 80%)	V_O = 20 V_{PP}		8000		V/µs	C
	Overshoot and undershoot	V_O = 10-V step (input t_r/t_f = 1.0 ns)		1.5%			C
t_r/t_f	Rise and fall time	V_O = 10-V step (input t_r/t_f = 1.0 ns)		1.3		ns	C
t_s	Settling time to 0.1%	V_O = 10-V step (input t_r/t_f = 1.0 ns)		7		ns	C
HD2	Second-order harmonic distortion	f = 20 MHz, V_O = 10 V_{PP}		–78		dBc	C
		f = 50 MHz, V_O = 10 V_{PP}		–76			
		f = 70 MHz, V_O = 10 V_{PP}		–68			
		f = 100 MHz, V_O = 10 V_{PP}		–60			
		f = 20 MHz, V_O = 20 V_{PP}		–75			
		f = 50 MHz, V_O = 20 V_{PP}		–65			
		f = 70 MHz, V_O = 20 V_{PP}		–61			
		f = 100 MHz, V_O = 20 V_{PP}		–51			
HD3	Third-order harmonic distortion	f = 20 MHz, V_O = 10 V_{PP}		–81		dBc	C
		f = 50 MHz, V_O = 10 V_{PP}		–75			
		f = 70 MHz, V_O = 10 V_{PP}		–61			
		f = 100 MHz, V_O = 10 V_{PP}		–51			
		f = 20 MHz, V_O = 20 V_{PP}		–64			
		f = 50 MHz, V_O = 20 V_{PP}		–55			
		f = 70 MHz, V_O = 20 V_{PP}		–48			
		f = 100 MHz, V_O = 20 V_{PP}		–47			
IMD2	2nd-order two-tone intermodulation distortion	f = 20 MHz, V_O = 5 V_{PP} per tone, 100-kHz tone spacing		–79		dBc	C
IMD3	3rd-order two-tone intermodulation distortion	f = 20 MHz, V_O = 5 V_{PP} per tone, 100-kHz tone spacing		–68		dBc	C
e_n	Input-referred voltage noise	f ≥ 100 kHz		1.7		nV/√Hz	C
i_{np}	Noninverting, input-referred current noise	f ≥ 100 kHz		15		pA/√Hz	C
i_{nn}	Inverting, input-referred current noise	f ≥ 100 kHz		20		pA/√Hz	C
Z_{OUT}	Closed-loop output impedance	f = 50 MHz		1		Ω	C
DC PERFORMANCE							
Z_{OL}	Open-loop transimpedance gain	V_O = ±10 V, R_{LOAD} = 500 Ω	5	8		MΩ	A
V_{OS}	Input offset voltage	DDA package only	–2	1	2	mV	A
		RGT package only	–2.5	1	2.5	mV	A
	Input offset voltage drift(2)	–40°C ≤ T_J ≤ +125°C		3		µV/°C	B
I_{B+}	Noninverting input bias current(3)		–7	–2	7	µA	A
	Noninverting input bias current drift(2)	–40°C ≤ T_J ≤ +125°C		–8		nA/°C	B

(1) Test levels (all values set by characterization and simulation): (A) 100% tested at ≈ 25°C, overtemperature limits by characterization and simulation; (B) Not tested in production, limits set by characterization and simulation; (C) Typical value only for information.
(2) Input offset voltage drift and input bias current drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.
(3) Current is considered positive out of the pin.

Copyright © 2017–2018, Texas Instruments Incorporated

Electrical Characteristics: V_S = ±15 V (continued)

at $+V_S$ = +15 V, $–V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V, and RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	Test Level(1)
I_{B-}	Inverting input bias current(3)		–20	–7	20	µA	A
	Inverting input bias current drift(2)	–40°C ≤ T_J ≤ +125°C		–116		nA/°C	B
R_{FB_TRACE}	Internal trace resistance to feedback pin	RGT only, pins 10 and 11 to pin 1	1.1	1.5	1.9	Ω	A
CMRR	Common-mode rejection ratio	f = DC	69	75		dB	A
INPUT							
HR_{IN}	Headroom to either supply	CMRR > 60 dB		4.1	4.3	V	A
Z_{IN+}	Noninverting input impedance	Closed-loop measurement		50 || 1.2		kΩ || pF	C
Z_{IN-}	Inverting input impedance	Open-loop measurement	8	15	18	Ω	B
OUTPUT							
HR_{OUT}	Headroom to either supply		1.2	1.5	1.7	V	A
$Iout_{MAX}$	Maximum current output	R_{LOAD} = 24 Ω, V_O = ±12.67 V, magnitude, both polarities	480	520	550	mA	A
$Iout_{LINEAR}$	Linear output current	R_{LOAD} = 24 Ω, V_O = ±9.4 V, Z_{OL} > 1 MΩ, source and sink	380	420		mA	A
$Iout_{PEAK}$	Peak output current in transition (transition peak at zero-crossing I_{OUT})	V_O = 0 V, R_O < 0.5 Ω, magnitude, both polarities	500	540		mA	B
I_{SC}	Output short-circuit current	V_S = ±9 V, V_O = ±6 V, magnitude, both polarities	550	620		mA	B
Z_{OUT}	DC output impedance	Closed-loop (±50 mA)		0.17		Ω	C
POWER SUPPLY							
$±V_S$	Bipolar-supply operating range	Bipolar balanced ±V	7	15	16	V	A
$+V_S$	Single-supply operating range		14	30	32	V	B
I_Q	Quiescent current	V_S = ±15 V, No load	16.1	16.7	17.3	mA	A
		V_S = ±16 V, No load	16.2	16.8	17.4	mA	A
		V_S = ±7 V, No load	15.2	15.8	16.3	mA	A
I_Q TC		V_S = ±15 V, T_J = –40°C to +125°C, No load		5		µA/°C	B
PSRR+	Positive power supply rejection ratio	$+V_S$ ± 1.5 V, $–V_S$	78	82		dB	A
PSRR–	Negative power supply rejection ratio	$+V_S$, $–V_S$ ± 1.5 V	77	80		dB	A
POWER DOWN							
REF_{RANGE}	REF pin voltage range	Do NOT float the REF pin.	–Vs	GND	+Vs – 5 V	V	A
I_{REF_BIAS}	REF pin bias current	REF = 0 V, $\overline{PD}$ = REF + 3 V, positive out of the pin.	35	46	52	µA	A
V_{IL}	Disable voltage threshold	REF = 0 V, guaranteed off below			0.8	V	A
V_{IH}	Enable voltage threshold	REF = 0 V, guaranteed on above	1.5			V	A
$\overline{PD}_{LOW_BIAS}$	$\overline{PD}$ pin low input bias current	$\overline{PD}$ = REF = GND, positive out of the pin.	17	21	25	µA	A
$\overline{PD}_{HIGH_BIAS}$	$\overline{PD}$ pin high input bias current	$\overline{PD}$ = REF + 3 V, REF = GND, positive out of the pin.	–1	0	1	µA	A
$I_{Q_OFF_+VS}$	+Vs disabled supply current		650	780	880	µA	A
$I_{Q_OFF_–VS}$	–Vs disabled supply current		600	723	820	µA	A
t_{ON}	Turnon time delay	DC output to 90% of final value		50		ns	C
t_{OFF}	Turnoff time delay	DC output to 10% of final value		4		µs	C
JUNCTION-TEMPERATURE SENSE, T_J_SENSE (QFN-16 ONLY, PIN 6)							

Copyright © 2017–2018, Texas Instruments Incorporated

Electrical Characteristics: V_S = ±15 V (continued)

at $+V_S$ = +15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V, and RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	Test Level(1)
T_{J_SENSE} 25°C value	Device disabled (22°C to 32°C ATE ambient temperature)	0.915	1.06	1.15	V	A
T_{J_SENSE} temperature coefficient	T_J = 0°C to 125°C		3.2		mV/°C	B
T_{J_SENSE} input impedance	Internally connected to REF pin	32.4	35	38	kΩ	A

Copyright © 2017–2018, Texas Instruments Incorporated

7.6 Electrical Characteristics: V_S = ±7.5 V

at $+V_S$ = +7.5 V, $-V_S$ = –7.5 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V, and RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	Test Level(1)
AC PERFORMANCE							
SSBW	Small-signal bandwidth	V_O = 2 V_{PP}, < 0.5-dB peaking		800		MHz	C
LSBW	Large-signal bandwidth	V_O = 5 V_{PP}, < 1-dB peaking		550		MHz	C
SR	Slew rate (20%-80%)	V_O = 10 V_{PP}		6000		V/µs	C
HD2	Second-order harmonic distortion	f = 20 MHz, V_O = 5 V_{PP}		–83		dBc	C
HD3	Third-order harmonic distortion	f = 20 MHz, V_O = 5 V_{PP}		–78		dBc	C
e_n	Input-referred voltage noise	f ≥ 100 kHz		1.7		nV/√Hz	C
i_{np}	Noninverting, input-referred current noise	f ≥ 100 kHz		15		pA/√Hz	C
i_{nn}	Inverting, input-referred current noise	f ≥= 100 kHz		20		pA/√Hz	C
Z_{OUT}	Closed-loop output impedance	f = 50 MHz		1		Ω	C
DC PERFORMANCE							
Z_{OL}	Open-loop transimpedance gain	V_O = ±2.5 V, R_{LOAD} = 500 Ω	6	14		MΩ	A
V_{OS}	Input offset voltage	DDA package only	–2	1	2	mV	A
		RGT package only	–2.5	1	2.5	mV	A
	Input offset-voltage drift(2)	–40°C ≤ T_J ≤ +125°C		3		µV/°C	B
I_{B+}	Noninverting input bias current(3)		–7	-2	7	µA	A
	Noninverting input bias current drift(2)	–40°C ≤ T_J ≤ +125°C		–10		nA/°C	B
$I_{B–}$	Inverting input bias current(3)		–19	–6	19	µA	A
	Inverting input bias current drift(2)	–40°C ≤ T_J ≤ +125°C		–112		nA/°C	B
INPUT							
Z_{IN+}	Noninverting input impedance	Closed-loop measurement		35 || 1.2		kΩ || pF	C
$Z_{IN–}$	Inverting input impedance	Open-loop measurement		15		Ω	C
HR_{IN}	Headroom to either supply	CMRR > 60 dB		4.1	4.3	V	B
OUTPUT							
HR_{OUT}	Headroom to either supply		1.2	1.5	1.7	V	A
$Iout_{LINEAR}$	Linear output current	R_{LOAD} = 24 Ω, V_O = ±5 V, Z_{OL} > 1 MΩ, source and sink	200	230		mA	A
POWER SUPPLY							
I_Q	Quiescent current	No load	15.2	15.8	16.4	mA	A
POWER DOWN							
REF_{RANGE}	REF pin voltage range	Do NOT float the REF pin.	–Vs	GND	+Vs – 5 V	V	B
I_{REF_BIAS}	REF pin bias current	REF = 0 V, $\overline{PD}$ = REF + 3 V, positive out of the pin	35	37	52	µA	A
V_{IL}	Disable voltage threshold	REF = 0 V, guaranteed off below			0.8	V	A
V_{IH}	Enable voltage threshold	REF = 0 V, guaranteed on above	1.5			V	A
$\overline{PD}_{LOW_BIAS}$	$\overline{PD}$ pin low input bias current	$\overline{PD}$ = REF = GND, positive out of the pin.	17	21	25	µA	A
$\overline{PD}_{HIGH_BIAS}$	$\overline{PD}$ pin high input bias current	$\overline{PD}$ = REF + 3 V, REF = GND, positive out of the pin.	–1	0	1	µA	A
$I_{Q_OFF_+VS}$	+Vs disabled supply current		600	700	850	µA	A

(1) Test levels (all values set by characterization and simulation): (A) 100% tested at ≈ 25°C, overtemperature limits by characterization and simulation; (B) Not tested in production, limits set by characterization and simulation; (C) Typical value only for information.
(2) Input offset voltage drift and input bias current drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.
(3) Current is considered positive out of the pin.

Copyright © 2017–2018, Texas Instruments Incorporated

Electrical Characteristics: V_S = ±7.5 V (continued)

at $+V_S$ = +7.5 V, $–V_S$ = –7.5 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V, and RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	Test Level(1)
$I_{Q_OFF_–VS}$ –Vs disabled supply current		550	642	770	µA	A
JUNCTION-TEMPERATURE SENSE, T_J_SENSE (QFN-16 ONLY, PIN 6)						
T_{J_SENSE} 25°C value	Device disabled (22°C to 32°C ATE ambient temperature)	0.915	1.06	1.15	V	A
T_{J_SENSE} temperature coefficient	T_J = 0°C to 125°C		3.2		mV/°C	B
T_{J_SENSE} input impedance	Internally connected to REF pin	32.4	35	38	kΩ	B

版权 © 2017–2018, Texas Instruments Incorporated

7.7 Typical Characteristics: ±15 V

at $+V_S$ = 15 V, $-V_S$ = –15 V, $T_A \approx$ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



V_O = 2 V_{PP} RGT package

图 1. Noninverting Small-Signal Frequency Response



V_O = 2 V_{PP} DDA package

图 2. Noninverting Small-Signal Frequency Response



V_O = 2 V_{PP}

图 3. Inverting Small-Signal Frequency Response



RGT package; see Maximum Recommended Output Voltage section for more details

图 4. Frequency Response vs Output Swing



RGT package; see 图 65 for setup information

图 5. Frequency Response vs C_{LOAD}



V_O = 2 V_{PP} RGT package

图 6. Frequency Response vs Temperature

Typical Characteristics: ±15 V (接下页)

at $+V_S$ = 15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



DDA package

图 7. HD2 vs Frequency



DDA package

图 8. HD3 vs Frequency



V_O = 2 V_{PP} RGT package

图 9. HD2 vs Frequency



V_O = 2 V_{PP} RGT package

图 10. HD3 vs Frequency



图 11. HD2 vs Frequency Across Output Swing



图 12. HD3 vs Frequency Across Output Swing

版权 © 2017–2018, Texas Instruments Incorporated

Typical Characteristics: ±15 V (接下页)

at $+V_S$ = 15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



图 13. HD2 vs Output Swing



图 14. HD3 vs Output Swing



图 15. HD2 vs Frequency Across Temperature



图 16. HD3 vs Frequency Across Temperature



图 17. Harmonic Distortion vs Frequency



图 18. Intermodulation Distortion vs Frequency

Typical Characteristics: ±15 V (接下页)

at $+V_S$ = 15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



图 19. IMD2 vs Output Voltage Swing



图 20. IMD3 vs Output Voltage Swing



图 21. Spot Input Noise vs Frequency



图 22. Open-Loop Transimpedance Gain and Phase vs Frequency



图 23. G = 5 V/V Pulse Response



图 24. G = 5 V/V Pulse Response

版权 © 2017–2018, Texas Instruments Incorporated

Typical Characteristics: ±15 V (接下页)

at $+V_S$ = 15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



V_O = 10 V_{PP}

图 25. G = –5 V/V Pulse Response



V_O = 20 V_{PP}

图 26. G = –5 V/V Pulse Response



图 27. Output Impedance vs Frequency



图 28. Overdrive Recovery Time



V_{IN} = 2 V_{PP}

图 29. Shutdown Feedthrough vs Frequency



图 30. Quiescent Current vs Supply Voltage

Typical Characteristics: ±15 V (接下页)

at $+V_S$ = 15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



Measured with devices soldered on TI EVM. Devices not turned off at any read points but load applied for a few milliseconds to measure V_{OUT} and then removed.

图 31. Output Voltage Swing vs Output Current



7100 units at each supply

图 32. Input Offset Voltage Distribution



7100 units at each supply

图 33. Inverting I_B Distribution



7100 units at each supply

图 34. Noninverting I_B Distribution



Flash tested to keep T_J as close to T_A as possible

图 35. Input Offset Voltage Over Temperature



Flash tested to keep T_J as close to T_A as possible

图 36. Inverting I_B Over Temperature

版权 © 2017–2018, Texas Instruments Incorporated

Typical Characteristics: ±15 V (接下页)

at $+V_S$ = 15 V, $-V_S$ = –15 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V. RGT package : R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



Flash tested to keep T_J as close to T_A as possible

图 37. Noninverting I_B Over Temperature



90 units at each supply

图 38. Input Offset Voltage Drift Histogram



90 units at each supply

图 39. Inverting I_B Drift Histogram



90 units at each supply

图 40. Noninverting I_B Drift Histogram



Device in shutdown mode to minimize self-heating, RGT package

图 41. T_{J_SENSE} Voltage vs Ambient Temperature

7.8 Typical Characteristics: ±7.5 V

at $+V_S$ = 7.5 V, $-V_S$ = –7.5 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



图 42. Noninverting Small-Signal Frequency Response



图 43. Inverting Small-Signal Frequency Response



图 44. HD2 vs Frequency



图 45. HD3 vs Frequency



图 46. HD2 vs Frequency Across Output Swing



图 47. HD3 vs Frequency Across Output Swing

版权 © 2017–2018, Texas Instruments Incorporated

Typical Characteristics: ±7.5 V (接下页)

at $+V_S$ = 7.5 V, $–V_S$ = –7.5 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



图 48. HD2 vs Output Swing



图 49. HD3 vs Output Swing



V_O = 2 V_{PP} R_{LOAD} = 1 kΩ

图 50. Harmonic Distortion vs Frequency



V_O = 2.5 V_{PP} per tone ±100-kHz frequency spacing

图 51. Intermodulation Distortion vs Frequency



±100-kHz frequency spacing

图 52. IMD2 vs Output Voltage Swing



±100-kHz frequency spacing

图 53. IMD3 vs Output Voltage Swing

Typical Characteristics: ±7.5 V (接下页)

at $+V_S$ = 7.5 V, $-V_S$ = –7.5 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



V_O = 5 V_{PP}

图 54. G = 5 V/V Pulse Response



V_O = 10 V_{PP}

图 55. G = 5 V/V Pulse Response



V_O = 5 V_{PP}

图 56. G = –5 V/V Pulse Response



V_O = 10 V_{PP}

图 57. G = –5 V/V Pulse Response



图 58. Overdrive Recovery Time



Measured with devices soldered on TI EVM. Devices not turned off at any read points but load applied for a few msec to measure V_{OUT} and then removed.

图 59. Output Voltage Swing vs Output Current

版权 © 2017–2018, Texas Instruments Incorporated

Typical Characteristics: ±7.5 V (接下页)

at $+V_S$ = 7.5 V, $–V_S$ = –7.5 V, T_A ≈ 25°C, R_{LOAD} = 100 Ω to midsupply, noninverting gain (G) = 5 V/V RGT package: R_F = 576 Ω, R_G = 143 Ω, or DDA package: R_F = 798 Ω, R_G = 200 Ω (unless otherwise noted)



Flash tested to keep T_J as close to T_A as possible

图 60. Input Offset Voltage Over Temperature

8 Detailed Description

8.1 Overview

The THS3491 is a high-voltage, low-distortion, high-speed, current-feedback amplifier designed to operate over a wide supply range of ±7 V to ±16 V for applications requiring large, linear output swings such as arbitrary waveform generators.

The THS3491 features a power-down pin that puts the amplifier in low power standby mode and lowers the quiescent current from 16.7 mA to 750 µA.

The RGT package also features a feedback pin (pin 1). Internally on the die this pin is connected to the amplifier's output. This feedback pin arrangement minimizes the PCB trace lengths in the feedback path for the connection from the feedback resistor to the inverting input and output pins. This in turn minimizes the board parasitics in the feedback path, thus allowing to maximize bandwidth with minimal peaking.

8.2 Functional Block Diagram



版权 © 2017–2018, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Power-Down ($\overline{PD}$) Pin

The THS3491 features a power-down ($\overline{PD}$) pin that lowers the quiescent current from 16.7 mA down to 750 µA, which is designed to reduce system power.

The power-down pin of the amplifier defaults to 2 V below the positive supply voltage in the absence of an externally applied voltage, which places the amplifier in the power-on mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be pulled low. The $\overline{PD}$ pin threshold voltages are specified with respect to the REF pin voltage. The threshold voltages for power on and power down are relative to the REF pin and are shown in the *Electrical Characteristics: V_S = ±15 V* and *Electrical Characteristics: V_S = ±7.5 V* tables. Above the enable threshold voltage, the device is on. Below the disable threshold voltage, the device is off. The behavior is not specified between these threshold voltages.

This power-down functionality helps the amplifier consume less power in power-down mode. Power-down mode is not intended to provide a high-impedance output. The power-down functionality is not intended for use as a tri-state bus driver. In power-down mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain-setting resistors, but the output impedance of the device varies depending on the voltage applied to the outputs.

As with most current-feedback amplifiers, the internal architecture places limitations on the system in power-down mode. The most common limitation is that the amplifier turns on if there is a ±1 V or greater difference between the two input nodes (VIN+ and VIN–) of the amplifier. If this difference exceeds ±1 V, the amplifier creates an output voltage equal to approximately [(VIN+ – VIN–) –0.7 V] × gain. Conversely if a voltage is applied to the output while in power-down mode, the VIN– node voltage is equal to $V_{O(applied)} \times R_G / (R_F + R_G)$. For low-gain configurations and a large applied voltage at the output, the amplifier may turn on because of the aforementioned behavior.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach 10% or 90% of the final output voltage. The time delays are in nanoseconds during power on and microseconds during power off because the amplifier moves out of linear operating mode for power-off conditions.

版权 © 2017–2018, Texas Instruments Incorporated

Feature Description (接下页)

8.3.2 Power-Down Reference (REF) Pin

In addition to the power-down pin, the DDA package features a reference pin (REF) that allows control over the enable or disable power-down voltage levels applied to the $\overline{PD}$ pin. This reference pin is explicitly pinned out on the DDA package as the REF pin. However, on the RGT package, the reference pin refers to pin 5 (GND), which must be connected to GND. In most split-supply applications, the reference pin is connected to ground. In either case, be aware of voltage-level thresholds that apply to the power-down pin. 表 1 shows examples and shows the relationship between the reference voltage and the power-down thresholds. In 表 1, the threshold levels are derived by these conditions:

- $\overline{PD} \leq$ REF + 0.8 V (Disable)
- $\overline{PD} \geq$ REF + 1.5 V (Enable)

where the usable range at the REF pin is:

- $V_{S-} \leq V_{REF} \leq (V_{S+} - 5\ V)$

表 1. Example Power-Down Threshold Voltage Levels

SUPPLY VOLTAGE (V)	REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)
±15, ±7, 30	0	1.5	0.8
±15	2	3.5	2.8
±15	–2	–0.5	–1.2
±7	1	2.5	1.8
±7	–1	0.5	–0.2
30	15	16.5	15.8
14	7	8.5	7.8

The recommended operating mode is to tie the REF pin to ground for single and split-supply operations, which sets the enable and disable thresholds to 1.5 V and 0.8 V, respectively.

The REF pin must be tied to a valid potential within the recommended operating range of ($-V_S \leq V_{(REF)} \leq +V_S - 5$ V). Although the $\overline{PD}$ pin can be floated, TI does not recommend floating the $\overline{PD}$ pin in case stray signals couple into the pin and cause unintended turnon or turnoff device behavior. However, if the $\overline{PD}$ pin is left unterminated, the $\overline{PD}$ pin floats to 2 V below the positive rail and the device remains enabled. As a result, the THS3491 DDA package is a drop-in replacement for the THS3091 DDA pinout if the REF pin (pin 1) is tied to a valid potential. If balanced, split supplies are used ($\pm V_S$) and the REF and $\overline{PD}$ pins are grounded, the device is disabled.

8.3.3 Internal Junction Temperature Sense (T_{J_SENSE}) Pin

The RGT package includes an internal, junction-temperature sense pin (T_{J_SENSE}). This pin is a temperature-dependent current source from the positive supply into one side of the internal resistor, where the other side of the internal resistor is connected to pin 5 (GND), the $\overline{PD}$ logic reference pin on the die. For simplicity, and to keep the T_{J_SENSE} output ground referenced, tie pin 5 to ground (internally, the $\overline{PD}$ logic reference pin). If pin 5 is tied to a voltage in the same range as the REF pin voltage for the DDA package, the output of the T_{J_SENSE} voltage and input threshold voltages of the $\overline{PD}$ pin are level shifted.

版权 © 2017–2018, Texas Instruments Incorporated

8.4 Device Functional Modes

8.4.1 Wideband Noninverting Operation

The THS3491 is a 900-MHz current-feedback operational amplifier that is designed to operate from a power supply of ±7 V to ±16 V.

图 61 shows the THS3491 in a noninverting gain configuration of 5 V/V which is used to generate the majority of the performance curves. Most of the curves are characterized using signal sources with a 50-Ω source impedance and measurement equipment presenting a 50-Ω load impedance.



图 61. Wideband Noninverting Gain Configuration (5 V/V)

Current-feedback amplifiers are highly dependent on the R_F feedback resistor for maximum performance and stability. 表 2 shows the optimal resistor values for R_F and R_G at different gains to achieve maximum bandwidth with minimal peaking in the frequency response. Use lower R_F values for higher bandwidth. Note that this can cause additional peaking and a reduction in phase margin. Conversely, increasing R_F decreases the bandwidth but phase margin increases and stability improves. To gain further insight on the feedback and stability analysis of current-feedback amplifiers like the THS3491, see the Current-feedback Amplifiers section of TI Precision Labs.

表 2. Recommended Resistor Values for Minimum Peaking and Optimal Frequency Response With R_{LOAD} = 100 Ω

GAIN (V/V)	RGT PACKAGE		DDA PACKAGE	
	R_G (Ω)	R_F (Ω)	R_G (Ω)	R_F (Ω)
2	976	976	2.1k	2.1k
5	143	576	200	798
10	54.9	499	78.7	704
20	20	383	29.4	564

Device Functional Modes (接下页)

8.4.2 Wideband, Inverting Operation

图 62 shows the THS3491 in a typical inverting gain configuration where the input and output impedances and signal gain from 图 61 are retained in an inverting circuit configuration.



图 62. Wideband Inverting Gain Configuration (5 V/V)

8.4.3 Single-Supply Operation

The THS3491 operates from a single-supply voltage ranging from 14 V to 32 V. When operating from a single power supply, biasing the input and output at midsupply allows for the maximum output voltage swing. 图 63 shows circuits that display noninverting (a) and inverting (b) amplifiers that are configured for single-supply operation.



图 63. DC-Coupled, Single-Supply Operation

版权 © 2017–2018, Texas Instruments Incorporated

Device Functional Modes (接下页)

8.4.4 Maximum Recommended Output Voltage

The THS3491 is designed to produce better than 40 dB SFDR while driving a 100-MHz, 20-V_{pp} signal into a 100-Ω load. To accomplish this, the geometries of certain signal path transistors must be limited. As a result of this limitation, some internal devices begin to saturate when large signal levels are input at frequencies greater than 100 MHz. When these devices saturate, the loop opens and the amplifier is no longer in linear operation. This appears as a gain step-up in the frequency response curve. To avoid this phenomenon, applications must comply with the recommended linear operating region shown in 图 64. 图 64 shows the maximum output voltage vs frequency that is permitted to keep the amplifier in linear operation.



图 64. Maximum Recommended Output Voltage vs Frequency

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Driving Capacitive Loads

Applications such as power JFET and MOSFET (power FET) drivers are highly capacitive and cause stability problems for high-speed amplifiers.

图 65 and 图 66 show recommended methods for driving capacitive loads. The basic idea is to use a resistor or ferrite chip to isolate the phase shift at high frequency caused by the capacitive load from the amplifier feedback path. The output impedance of the amplifier in conjunction with C_{LOAD} introduces a pole in the open-loop transimpedance gain response and if the pole is at a frequency lower than the non-dominant pole of the amplifier, then this results in a reduced loop gain and a reduced phase margin. The isolation resistor introduces a zero in the response, which counteracts the effect of the pole. The location of the zero is dependent on the values of R_{ISO} and C_{LOAD}. 图 5 provides examples of recommended R_{ISO} values to achieve flat frequency response while driving certain capacitive loads. See *Effect of Parasitic Capacitance in Op Amp Circuits* for a detailed analysis of selecting isolation resistor values while driving capacitive loads.



图 65. Driving a Large Capacitive Load Using an Output Series Isolation Resistor

Placing a small series resistor (R_{ISO}) between the output of the amplifier and the capacitive load as 图 65 shows is a simple way to isolate the load capacitance.

图 66 shows two amplifiers in parallel to double the output drive current in order to drive larger capacitive loads. This technique is used when more output current is required to charge and discharge the load faster, such as driving large FET transistors.

版权 © 2017–2018, Texas Instruments Incorporated

Application Information (接下页)



图 66. Driving a Large Capacitive Load Using Two Parallel Amplifier Channels

图 67 shows a push-pull FET driver circuit commonly used in ultrasound applications with isolation resistors to isolate the gate capacitance from the amplifier.



图 67. Power FET Drive Circuit

9.1.2 Video Distribution

The wide bandwidth, high slew rate, and high output drive current of the THS3491 meets the demands for video distribution by delivering video signals down multiple cables. For high signal quality with minimal degradation of performance, use a 0.1-dB gain flatness that is at least seven times the pass-band frequency to minimize group delay variations from the amplifier. A high slew rate minimizes distortion of the video signal and supports component video and RGB video signals that require fast transition and settling times for high signal quality.

Application Information (接下页)



图 68. Video Distribution Amplifier Application

版权 © 2017–2018, Texas Instruments Incorporated

9.2 Typical Application

The fundamental concept of load sharing is to drive a load using two or more of the same operational amplifier. Each amplifier is driven by the same source. 图 69 shows two THS3491 amplifiers sharing the same load. This concept effectively reduces the current load of each amplifier by 1/N, where N is the number of amplifiers.

a) Single THS3491 Amplifier Driving a Transmission Line



b) Two THS3491 Amplifiers Driving a Transmission Line



图 69. Load-Sharing Driver Application

Typical Application (接下页)

9.2.1 Design Requirements

Use two THS3491 amplifiers in a parallel load-sharing circuit to improve distortion performance.

表 3. Design Parameters

DESIGN PARAMETER	VALUE
V_O (At amplifier output)	20 V_{PP}
R_{LOAD}	100 Ω
Gain flatness at 100 MHz	Less than 0.5 dB

9.2.2 Detailed Design Procedure

In addition to providing higher output current drive to the load, the load-sharing configuration provides improved distortion performance. In many cases, an operational amplifier shows greater distortion performance as the load current decreases (that is, for higher resistive loads) until the feedback resistor dominates the current load. In a load-sharing configuration of *N* amplifiers in parallel, the equivalent current load that each amplifier drives is 1/N times the total load current. For example, in a two amplifier load- sharing configuration with matching resistance (see 图 69) driving a resistive load (R_{LOAD}), the total series resistance (R_{TOT_SERIES}) at the output of the amplifiers is 2 x R_{LOAD} and each amplifier drives 2 x R_{LOAD}. The total series resistance in the two-amplifier configuration shown in 图 69 is the parallel combination of R_{S2} resistors in series with R_T resistor (R_{TOT_SERIES} = R_{S2} || R_{S2} + R_T). Such configuration of resistors at the output allows for fault detection if the load is shorted to GND and can be used for filtering the signal going to the load.

图 69 shows two circuits: one of a single THS3491 amplifier driving a double-terminated, 50-Ω cable and one of two THS3491 amplifiers in a load-sharing configuration. In the load-sharing configuration, the two 40.2-Ω series output resistors act in parallel and in conjunction with the 30-Ω terminating resistor provide 50-Ω back-matching to the 50-Ω cable.

图 70 shows the normalized frequency response for the two-amplifier load-sharing configuration. The total load, R_{TOT_LOAD}, for the configuration is the sum of R_{TOT_SERIES} and R_{LOAD} which is 100 Ω for the two-amplifier configuration in 图 69. 图 71 shows the distortion performance of the two-amplifier configuration.

Benefit of the multiple amplifier's in load-sharing configuration becomes even more evident when the total load increases. 图 72 and 图 73 show the HD2 and HD3 performance, respectively, in two, three, and four amplifier configurations when the R_{TOT_LOAD} = 20 Ω. HD2 improves by almost 13 dB and 24 dB, respectively in the three and four amplifier configuration from the two-amplifier configuration, and HD3 shows an improvement of almost 15 and 19 dB in the three and four amplifier configurations, respectively.

版权 © 2017–2018, Texas Instruments Incorporated

9.2.3 Application Curves



R_{TOT_LOAD} = 100 Ω V_O (amplifier output) = 20 V_{PP}

图 70. Frequency Response Of Two-Amplifier Configuration in 图 69 (Gain = 5 V/V, Measured At V_{OUT})



R_{TOT_LOAD} = 100 Ω V_O (amplifier output) = 20 V_{PP}

图 71. Distortion Of Two-Amplifier Configuration in 图 69 (Gain = 5 V/V, Measured At V_{OUT})



R_{TOT_LOAD} = 20 Ω V_O (amplifier output) = 20 V_{PP}

图 72. HD2 For Amplifier Load-Sharing Configuration (Gain = 5 V/V)



R_{TOT_LOAD} = 20 Ω V_O (amplifier output) = 20 V_{PP}

图 73. HD2 For Amplifier Load-Sharing Configuration (Gain = 5 V/V)

10 Power Supply Recommendations

The THS3491 operates from a single supply or with dual supplies if the input common-mode voltage range (CMIR) has the required headroom (4.3 V) to either supply rail. Supplies must be decoupled with low inductance (often ceramic) capacitors to ground less than 0.5 inches from the device pins. TI recommends using ground planes, and as in most high-speed devices, removing ground planes close to device sensitive pins such as input pins is advisable. An optional supply decoupling capacitor across the two power supplies (for split-supply operation) improves second harmonic distortion performance.

版权 © 2017–2018, Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier such as the THS3491 requires careful attention to board layout parasitic and external component types.

Recommendations that optimize performance include:

- Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and input pins can cause instability. To reduce unwanted capacitance, a window around the signal I/O pins must be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- Minimize the distance (< 0.25 of an inch [6.35 mm] from the power supply pins to high-frequency 0.1-μF and 100-pF decoupling capacitors. At the device pins, the ground and power plane layout must not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections must always be decoupled with these capacitors Use larger tantalum decoupling capacitors (with a value of 6.8 μF or more) that are effective at lower frequencies on the main supply pins. These can be placed further from the device and can be shared among several devices in the same area of the printed circuit board (PCB).
- Careful selection and placement of external components preserve the high-frequency performance of the THS3491. Resistors must be a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Keep leads and PCB trace length as short as possible. Never use wire-bound type resistors in a high-frequency application. Because the output pin and inverting input pins are the most sensitive to parasitic capacitance, always position the feedback and series output resistors, if any, as close to the inverting input pins and output pins as possible, respectively. Place other network components such as input termination resistors close to the gain setting resistors. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values create significant time **constants** constraints? that can degrade performance. Good axial metal film or surface-mount resistors feature approximately 0.2 pF capacitance in shunt with the resistor. For resistor values greater than 2 kΩ, this parasitic capacitance adds a pole or a zero that can effect circuit operation. Keep resistor values as low as possible and consistent with load-driving considerations.
- Make connections to other wideband devices on the board with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Use relatively wide traces of 0.05 inch to 0.1 inch (1.3 mm to 2.54 mm), preferably with open ground and power planes around the traces. Estimate the total capacitive load and determine if isolation resistors on the outputs are required. Low parasitic capacitive loads (less than 4 pF) may not require series resistance because the THS3491 is nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without a series resistance are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required and the 6-dB signal loss intrinsic to a twice-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques).
- A 50-Ω environment is not required onboard, and a higher impedance environment improves distortion as shown in the distortion versus load plots; see . With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS3491 is used. A terminating shunt resistor at the input of the destination device is also used. The terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device. This total effective impedance must be set to match the trace impedance. If the 6-dB attenuation of a twice-terminated transmission line is unacceptable, a long trace can be series terminated at the source end only. Treat the trace as a capacitive load in this case. This termination does not preserve signal integrity as well as a twice-terminated line. If the input impedance of the destination device is low, there is some signal attenuation because of the voltage divider formed by the series output into the terminating impedance.
- Do not socket a high-speed device like the THS3491. The socket introduces additional lead lengths and pin-to-pin capacitance, which can create a troublesome parasitic network. This can make it achieving a smooth, stable frequency response impossible. Obtain better results by soldering the THS3491 devices directly onto the board.

版权 © 2017–2018, Texas Instruments Incorporated

Layout Guidelines (接下页)

11.1.1 PowerPAD™ Integrated Circuit Package Design Considerations (DDA Package Only)

The THS3491 is available in a thermally-enhanced PowerPAD integrated circuit package. These packages are constructed using a downset leadframe on which the die is mounted, as shown in the (a) and (b) sections of 图 74. This arrangement results in the lead frame that is exposed as a thermal pad on the underside of the package, a shown in 图 74(c). Because this thermal pad directly contacts the die, achieve efficient thermal performance by providing a good thermal path away from the thermal pad. Devices such as the THS3491 have no electrical connection between the PowerPAD and the die.

The PowerPAD integrated circuit package allows for assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are soldered), the thermal pad can be soldered to a copper area underneath the package. By using thermal paths within this copper area, heat is conducted away from the package into a ground plane or other heat-dissipating device.

The PowerPAD integrated circuit package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



图 74. Views of Thermally Enhanced Package

Although there are many ways to properly heat sink the PowerPAD integrated circuit package, PowerPAD™ Integrated Circuit Package Layout Considerations shows the recommended approach.

11.1.1.1 PowerPAD™ Integrated Circuit Package Layout Considerations

The DDA package top-side etch and via pattern is shown in 图 75.



图 75. DDA PowerPAD™ Integrated Circuit Package PCB Etch and Via Pattern

1. Use etch for the leads and the thermal pad.
2. Place 13 vias in the thermal pad area. These vias must be 0.01 inch (0.254 mm) in diameter. Keep the vias small so that solder wicking through the vias is not a problem during reflow.
3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area, and help dissipate the heat generated by the THS3491 device. These additional vias may be larger than the 0.01-inch

版权 © 2017–2018, Texas Instruments Incorporated

Layout Guidelines (接下页)

(0.254 mm) diameter vias directly under the thermal pad because they are not in the area that requires soldering. As a result, wicking is not a problem.

4. Connect all vias to the internal ground plane. The PowerPAD integrated circuit package is electrically isolated from the silicon and all leads. Connecting the PowerPAD integrated circuit package to any potential voltage such as $-V_S$ is acceptable because there is no electrical connection to the silicon.
5. When connecting these vias to the ground plane, do not use the typical web or spoke through connection methodology. Web and spoke connections have a high thermal resistance that slows the heat transfer during soldering . Avoiding these connection methods makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the vias under the THS3491 PowerPAD integrated circuit package must connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask must leave the pins of the package and the thermal pad area with the 13 vias exposed.
7. Apply solder paste to the exposed thermal pad area and all of the device pins.
8. With these preparatory steps in place, the device is placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a device that is properly installed.

11.1.1.2 Power Dissipation and Thermal Considerations

The THS3491 includes automatic thermal shutoff protection. This protection circuitry shuts down the amplifier if the junction temperature exceeds approximately 160°C. When the junction temperature decreases to approximately 145°C, the amplifier turns on again. However, for maximum performance and reliability, make sure that the design does not exceed a junction temperature of 125°C. Between 125°C and 150°C, damage does not occur, but the performance of the amplifier begins to degrade and long-term reliability suffers. The package and the PCB dictate the thermal characteristics of the device. Maximum power dissipation for a particular package is calculated using the following formula.

$$P_{Dmax} = \frac{T_{max} - T_A}{\theta_{JA}} \quad (1)$$

where

- PD_{max} is the maximum power dissipation in the amplifier (W).
- T_{max} is the absolute maximum junction temperature (°C).
- T_A is the ambient temperature (°C).
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W).
- θ_{CA} is the thermal coefficient from the case to ambient air (°C/W).

The thermal coefficient for the PowerPAD integrated circuit packages are substantially improved over the traditional SOIC package. The data for the PowerPAD packages assume a board layout that follows the PowerPAD package layout guidelines referenced above and detailed in *PowerPAD™ Thermally Enhanced Package*. Maximum power dissipation levels are shown in *Comparison of θ_{JA} for Various Packages*. If the PowerPAD integrated circuit package is not soldered to the PCB, the thermal impedance increases substantially and may cause serious heat and performance issues. Take care to always solder the PowerPAD integrated circuit package to the PCB for optimum performance.

When determining whether or not the device satisfies the maximum power dissipation requirement, make sure to consider not only quiescent power dissipation, but dynamic power dissipation. Often times, this dissipation is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation provides visibility into a possible problem.

版权 © 2017–2018, Texas Instruments Incorporated

11.2 Layout Example



图 76. RGT Package Layout Example



图 77. Ground Trace Cutout Beneath the Device Inputs and Output

版权 © 2017–2018, Texas Instruments Incorporated

Layout Example (接下页)



图 78. Heat Sink Attachment to Bottom Layer

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI)，*《PowerPAD™ 速成》*
- 德州仪器 (TI)，*《PowerPAD™ 热增强型封装》*
- 德州仪器 (TI)，*《电压反馈与电流反馈运算放大器》*
- 德州仪器 (TI)，*《电流反馈放大器分析和补偿》*
- 德州仪器 (TI)，*《电流反馈放大器：审阅、稳定性分析以及 应用》*
- 德州仪器 (TI)，*《运算放大器电路中寄生电容的影响》*

12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的*通知我* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 ***TI 的工程师对工程师 (E2E) 社区。*** **此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。**

设计支持 ***TI 参考设计支持*** **可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。**

12.4 商标

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

版权 © 2017–2018, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS3491IDDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	HS3491	Samples
THS3491IDDAT	ACTIVE	SO PowerPAD	DDA	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	HS3491	Samples
THS3491IRGTR	ACTIVE	VQFN	RGT	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3491	Samples
THS3491IRGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3491	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3491IDDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
THS3491IDDAT	SO Power PAD	DDA	8	250	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
THS3491IRGTR	VQFN	RGT	16	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THS3491IRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3491IDDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
THS3491IDDAT	SO PowerPAD	DDA	8	250	366.0	364.0	50.0
THS3491IRGTR	VQFN	RGT	16	2500	367.0	367.0	35.0
THS3491IRGTT	VQFN	RGT	16	250	210.0	185.0	35.0

RGT 16 VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

RGT0016C

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222419/B 11/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222419/B 11/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/B 11/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DDA 8 PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL–OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. This package complies to JEDEC MS–012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322–6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.1	2.4
0.152mm	2.9	2.2
0.178mm	2.8	2.1

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司