

## LMx93-N、LM2903-N 低功耗低失调电压双路比较器

### 1 特性

- 宽电源
  - 电压范围：2.0V 至 36V
  - 单电源或双电源：±1.0V 至 ±18V
- 极低的电源电流消耗 (0.4mA) - 与电源电压无关
- 低输入偏置电流：25nA
- 低输入失调电流：±5nA
- 最大失调电压：±3mV
- 输入共模电压范围包括接地
- 差分输入电压范围等于电源电压
- 低输出饱和电压：250mV（电流为 4mA）
- 输出电压与 TTL、DTL、ECL、MOS 和 CMOS 逻辑系统兼容
- 采用 8 凸点（12 密耳）DSBGA 封装
- 请参阅 AN-1112 (SNVA009) 中的 DSBGA 注意事项
- 优势
  - 高精度比较器
  - $V_{OS}$  温漂更低
  - 消除了对双电源的需求
  - 允许接近接地检测
  - 与所有形式的逻辑兼容
  - 具有适用于电池供电的功耗

### 2 应用

- 电池供电类 应用
- 工业 应用

### 3 说明

LM193-N 系列由两个独立的精密电压比较器组成，两个比较器的失调电压规格低至 2.0mV（最大值），这些比较器专为在宽电压范围内由单个电源供电而设计。也可以由分离式电源供电，并且低电源电流消耗与电源电压的大小无关。这些比较器还具有独特的特性：即使由单电源电压供电，输入共模电压范围也包括接地。

应用领域包括限制比较器、简单模数转换器；脉冲、方波和时间延迟发生器；各种 VCO；MOS 时钟计时器；多谐振荡器和高压数字逻辑门。LM193-N 系列可以直接连接 TTL 和 CMOS。由正负电源供电时，LM19-N 系列将直接连接 MOS 逻辑，其低功耗相对于标准比较器具有明显的优势。


LM393 和 LM2903 器件采用 TI 创新的具有 8 个（12 密耳）大凸点的薄 DSBGA 封装。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸（标称值）
LM193-N	TO-99 (8)	9.08mm x 9.08mm
LM293-N		
LM393-N	SOIC (8)	4.90mm x 3.91mm
	DSBGA (8)	1.54mm x 1.54mm
LM2903-N	SOIC (8)	4.90mm x 3.91mm
	DSBGA (8)	1.54mm x 1.54mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化原理图



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>7</b>	<b>Detailed Description</b> .....	<b>10</b>
<b>2</b>	应用 .....	<b>1</b>	7.1	Overview .....	10
<b>3</b>	说明 .....	<b>1</b>	7.2	Functional Block Diagram .....	10
<b>4</b>	修订历史记录 .....	<b>2</b>	7.3	Feature Description .....	10
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	7.4	Device Functional Modes .....	10
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>11</b>
6.1	Absolute Maximum Ratings .....	4	8.1	Application Information .....	11
6.2	ESD Ratings .....	4	8.2	Typical Applications .....	11
6.3	Recommended Operating Conditions .....	4	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>18</b>
6.4	Thermal Information .....	5	<b>10</b>	<b>Layout</b> .....	<b>18</b>
6.5	Electrical Characteristics: LM193A $V^+ = 5\text{ V}$ , $T_A = 25^\circ\text{C}$ .....	5	10.1	Layout Guidelines .....	18
6.6	Electrical Characteristics: LM193A ( $V^+ = 5\text{ V}$ ) .....	5	10.2	Layout Example .....	18
6.7	Electrical Characteristics: LMx93 and LM2903 $V^+ = 5\text{ V}$ , $T_A = 25^\circ\text{C}$ .....	6	<b>11</b>	<b>器件和文档支持</b> .....	<b>19</b>
6.8	Electrical Characteristics: LMx93 and LM2903 ( $V^+ = 5\text{ V}$ ) <sup>(1)</sup> .....	7	11.1	相关链接 .....	19
6.9	Typical Characteristics: LMx93 and LM193A .....	8	11.2	接收文档更新通知 .....	19
6.10	Typical Characteristics: LM2903 .....	9	11.3	商标 .....	19
			11.4	静电放电警告 .....	19
			11.5	术语表 .....	19
			<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>19</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision F (December 2014) to Revision G</b>	<b>Page</b>
• 已添加 添加了在格式转换期间“器件信息”表中无意漏掉的 DSBGA 封装 .....	<b>1</b>


<b>Changes from Revision E (March 2013) to Revision F</b>	<b>Page</b>
• 已添加 引脚配置和功能 部分、ESD 额定值表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建议部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分 .....	<b>1</b>


<b>Changes from Revision D (March 2013) to Revision E</b>	<b>Page</b>
• 已更改 将美国国家半导体数据表的布局更改成了 TI 格式 .....	<b>1</b>

## 5 Pin Configuration and Functions


**LMC Package  
8-Pin TO-99  
Top View**



**P and D Package  
8-Pin CDIP, PDIP, SOIC  
Top View**



**YZR Package  
8-Pin DSBGA  
Top View**



### Pin Functions

NAME	PIN NO.		I/O	DESCRIPTION
	PDIP/SOIC/ TO-99	DSBGA		
OUTA	1	A1	O	Output, Channel A
-INA	2	B1	I	Inverting Input, Channel A
+INA	3	C1	I	Noninverting Input, Channel A
GND	4	C2	P	Ground
+INB	5	C3	I	Noninverting Input, Channel B
-INB	6	B3	I	Inverting Input, Channel B
OUTB	7	A3	O	Output, Channel B
V+	8	A2	P	Positive power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

		MIN	MAX	UNIT
Differential Input Voltage <sup>(4)</sup>			36	V
Input Voltage		-0.3	36	V
Input Current (V <sub>IN</sub> <-0.3 V) <sup>(5)</sup>			50	mA
Power Dissipation <sup>(6)</sup>	PDIP		780	mW
	TO-99		660	mW
	SOIC		510	mW
	DSBGA		568	mW
Output Short-Circuit to Ground <sup>(7)</sup>			Continu ous	
Lead Temperature (Soldering, 10 seconds)			260	°C
Soldering Information	PDIP Package Soldering (10 seconds)		260	°C
	SOIC Package	Vapor Phase (60 seconds)	215	°C
		Infrared (15 seconds)	220	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) *Absolute Maximum Ratings* indicate limits beyond which damage may occur. *Recommended Operating Conditions* indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.
- (2) Refer to RETS193AX for LM193AH military specifications and to RETS193X for LM193H military specifications.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).
- (5) This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3V.
- (6) For operating at high temperatures, the LM393 and LM2903 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 170°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM193/LM193A/LM293 must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small (P<sub>D</sub>≤100 mW), provided the output transistors are allowed to saturate.
- (7) Short circuits from the output to V<sup>+</sup> can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of V<sup>+</sup>.

### 6.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1300	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply Voltage (V <sub>+</sub> ) - Single Supply	2.0		36	V
Supply Voltage (V <sub>+</sub> ) - Dual Supply	±1.0		±18	V
Operating Input Voltage on (VIN pin)	0		(V <sub>+</sub> ) -1.5V	V
Operating junction temperature, T <sub>J</sub> : LM193/LM193A	-55		125	°C
Operating junction temperature, T <sub>J</sub> : LM2903	-40		85	°C
Operating junction temperature, T <sub>J</sub> : LM293	-25		85	°C
Operating junction temperature, T <sub>J</sub> : LM393	0		70	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMx93	UNIT
		TO-99	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	170	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics: LM193A V<sup>+</sup> = 5 V, T<sub>A</sub> = 25°C

Unless otherwise stated.

PARAMETER	TEST CONDITIONS	LM193A			UNIT		
		MIN	TYP	MAX			
Input Offset Voltage	See <sup>(1)</sup> .		1.0	2.0	mV		
Input Bias Current	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> with Output In Linear Range, V <sub>CM</sub> = 0 V <sup>(2)</sup>		25	100	nA		
Input Offset Current	I <sub>IN(+)</sub> - I <sub>IN(-)</sub> V <sub>CM</sub> = 0 V		3.0	25	nA		
Input Common Mode Voltage Range	V <sub>+</sub> = 30 V <sup>(3)</sup>	0		V <sup>+</sup> - 1.5	V		
Supply Current	R <sub>L</sub> = ∞		V <sup>+</sup> = 5 V		0.4	1	mA
			V <sup>+</sup> = 36 V		1	2.5	mA
Voltage Gain	R <sub>L</sub> ≥ 15 kΩ, V <sup>+</sup> = 15 V V <sub>O</sub> = 1 V to 11 V	50	200			V/mV	
Large Signal Response Time	V <sub>IN</sub> = TTL Logic Swing, V <sub>REF</sub> = 1.4 V V <sub>RL</sub> = 5V, R <sub>L</sub> = 5.1 kΩ		300			ns	
Response Time	V <sub>RL</sub> = 5V, R <sub>L</sub> = 5.1 kΩ <sup>(4)</sup>		1.3			μs	
Output Sink Current	V <sub>IN(-)</sub> = 1V, V <sub>IN(+)</sub> = 0, V <sub>O</sub> ≈ 1.5 V	6.0	16			mA	
Saturation Voltage	V <sub>IN(-)</sub> = 1V, V <sub>IN(+)</sub> = 0, I <sub>SINK</sub> ≤ 4 mA		250	400		mV	
Output Leakage Current	V <sub>IN(-)</sub> = 0, V <sub>IN(+)</sub> = 1V, V <sub>O</sub> = 5 V		0.1			nA	

- (1) At output switch point, V<sub>O</sub> ≈ 1.4V, R<sub>S</sub> = 0 Ω with V<sup>+</sup> from 5V to 30V; and over the full input common-mode range (0V to V<sup>+</sup> - 1.5V), at 25°C.
- (2) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- (3) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V<sup>+</sup> - 1.5 V at 25°C, but either or both inputs can go to 36 V without damage, independent of the magnitude of V<sup>+</sup>.
- (4) The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see [LMx93 and LM193A Typical Characteristics](#).

## 6.6 Electrical Characteristics: LM193A (V<sub>+</sub> = 5 V)<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	LM193A			UNIT
		MIN	TYP	MAX	
Input Offset Voltage	See <sup>(2)</sup>			4.0	mV
Input Offset Current	I <sub>IN(+)</sub> - I <sub>IN(-)</sub> ; V <sub>CM</sub> = 0 V			100	nA
Input Bias Current	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> with Output in Linear Range, V <sub>CM</sub> = 0 V <sup>(3)</sup>			300	nA
Input Common Mode Voltage Range	V <sup>+</sup> = 30 V <sup>(4)</sup>	0		V <sup>+</sup> - 2.0	V
Saturation Voltage	V <sub>IN(-)</sub> = 1V, V <sub>IN(+)</sub> = 0, I <sub>SINK</sub> ≤ 4 mA			700	mV
Output Leakage Current	V <sub>IN(-)</sub> = 0, V <sub>IN(+)</sub> = 1V, V <sub>O</sub> = 30 V			1.0	μA
Differential Input Voltage	Keep All V <sub>IN</sub> 's ≥ 0 V (or V <sup>-</sup> , if Used), <sup>(5)</sup>			36	V

- (1) These specifications are limited to -55°C ≤ T<sub>A</sub> ≤ 125°C, for the LM193/LM193A. With the LM293 all temperature specifications are limited to -25°C ≤ T<sub>A</sub> ≤ 85°C and the LM393 temperature specifications are limited to 0°C ≤ T<sub>A</sub> ≤ 70°C. The LM2903 is limited to -40°C ≤ T<sub>A</sub> ≤ 85°C.
- (2) At output switch point, V<sub>O</sub> ≈ 1.4V, R<sub>S</sub> = 0 Ω with V<sup>+</sup> from 5V to 30V; and over the full input common-mode range (0V to V<sup>+</sup> - 1.5V), at 25°C.
- (3) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- (4) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V<sup>+</sup> - 1.5 V at 25°C, but either or both inputs can go to 36 V without damage, independent of the magnitude of V<sup>+</sup>.
- (5) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).

## 6.7 Electrical Characteristics: LMx93 and LM2903 $V^+ = 5\text{ V}$ , $T_A = 25^\circ\text{C}$

Unless otherwise stated.

PARAMETER	TEST CONDITIONS	LM193-N			LM293-N, LM393-N			LM2903-N			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MI N	TYP	MAX	
Input Offset Voltage	See <sup>(1)</sup>		1.0	5.0		1.0	5.0		2.0	7.0	mV
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$ with Output In Linear Range, $V_{CM} = 0\text{ V}$ <sup>(2)</sup>		25	100		25	250		25	250	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$ $V_{CM} = 0\text{ V}$		3.0	25		5.0	50		5.0	50	nA
Input Common Mode Voltage Range	$V^+ = 30\text{ V}$ <sup>(3)</sup>	0		$V^+ - 1.5$	0		$V^+ - 1.5$	0		$V^+ - 1.5$	V
Supply Current	$R_L = \infty$		$V^+ = 5\text{ V}$			$V^+ = 5\text{ V}$			$V^+ = 5\text{ V}$		
			$V^+ = 36\text{ V}$			$V^+ = 36\text{ V}$			$V^+ = 36\text{ V}$		
Voltage Gain	$R_L \geq 15\text{ k}\Omega$ , $V^+ = 15\text{ V}$ $V_O = 1\text{ V}$ to $11\text{ V}$	50	200		50	200		25	100		V/mV
Large Signal Response Time	$V_{IN} = \text{TTL Logic Swing}$ , $V_{REF} = 1.4\text{ V}$ $V_{RL} = 5\text{ V}$ , $R_L = 5.1\text{ k}\Omega$		300			300			300		ns
Response Time	$V_{RL} = 5\text{ V}$ , $R_L = 5.1\text{ k}\Omega$ <sup>(4)</sup>		1.3			1.3			1.5		$\mu\text{s}$
Output Sink Current	$V_{IN(-)} = 1\text{ V}$ , $V_{IN(+)} = 0$ , $V_O \leq 1.5\text{ V}$	6.0	16		6.0	16		6.0	16		mA
Saturation Voltage	$V_{IN(-)} = 1\text{ V}$ , $V_{IN(+)} = 0$ , $I_{SINK} \leq 4\text{ mA}$		250	400		250	400		250	400	mV
Output Leakage Current	$V_{IN(-)} = 0$ , $V_{IN(+)} = 1\text{ V}$ , $V_O = 5\text{ V}$		0.1			0.1			0.1		nA

- (1) At output switch point,  $V_O = 1.4\text{ V}$ ,  $R_S = 0\ \Omega$  with  $V^+$  from  $5\text{ V}$  to  $30\text{ V}$ ; and over the full input common-mode range ( $0\text{ V}$  to  $V^+ - 1.5\text{ V}$ ), at  $25^\circ\text{C}$ .
- (2) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- (3) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than  $0.3\text{ V}$ . The upper end of the common-mode voltage range is  $V^+ - 1.5\text{ V}$  at  $25^\circ\text{C}$ , but either or both inputs can go to  $36\text{ V}$  without damage, independent of the magnitude of  $V^+$ .
- (4) The response time specified is for a  $100\text{ mV}$  input step with  $5\text{ mV}$  overdrive. For larger overdrive signals  $300\text{ ns}$  can be obtained, see [LMx93 and LM193A Typical Characteristics](#).

**6.8 Electrical Characteristics: LMx93 and LM2903 ( $V_+ = 5\text{ V}$ )<sup>(1)</sup>**

PARAMETER	TEST CONDITIONS	LM193-N			LM293-N, LM393-N			LM290-N			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	See <sup>(2)</sup>			9			9		9	15	mV
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$ , $V_{CM}=0\text{ V}$			100			150		50	200	nA
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, $V_{CM}=0\text{ V}$ <sup>(3)</sup>			300			400		200	500	nA
Input Common Mode Voltage Range	$V^+ = 30\text{ V}$ <sup>(4)</sup>	0		$V^+ - 2.0$	0		$V^+ - 2.0$	0		$V^+ - 2.0$	V
Saturation Voltage	$V_{IN(-)} = 1\text{ V}$ , $V_{IN(+)} = 0$ , $I_{SINK} \leq 4\text{ mA}$			700			700		400	700	mV
Output Leakage Current	$V_{IN(-)} = 0$ , $V_{IN(+)} = 1\text{ V}$ , $V_O = 30\text{ V}$			1.0			1.0			1.0	$\mu\text{A}$
Differential Input Voltage	Keep All $V_{IN}$ 's $\geq 0\text{ V}$ (or $V^-$ , if Used), <sup>(5)</sup>			36			36			36	V

- (1) These specifications are limited to  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , for the LM193/LM193A. With the LM293 all temperature specifications are limited to  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  and the LM393 temperature specifications are limited to  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ . The LM2903 is limited to  $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ .
- (2) At output switch point,  $V_O = 1.4\text{ V}$ ,  $R_S = 0\ \Omega$  with  $V^+$  from 5V to 30V; and over the full input common-mode range (0V to  $V^+ - 1.5\text{ V}$ ), at  $25^\circ\text{C}$ .
- (3) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- (4) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is  $V^+ - 1.5\text{ V}$  at  $25^\circ\text{C}$ , but either or both inputs can go to 36 V without damage, independent of the magnitude of  $V^+$ .
- (5) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than  $-0.3\text{ V}$  (or 0.3V below the magnitude of the negative power supply, if used).

### 6.9 Typical Characteristics: LMx93 and LM193A




Figure 1. Supply Current




Figure 2. Input Current




Figure 3. Output Saturation Voltage




Figure 4. Response Time for Various Input Overdrives—Negative Transition




Figure 5. Response Time for Various Input Overdrives—Positive Transition

6.10 Typical Characteristics: LM2903




Figure 6. Supply Current




Figure 7. Input Current




Figure 8. Output Saturation Voltage




Figure 9. Response Time for Various Input Overdrives—Negative Transition





Figure 10. Response Time for Various Input Overdrives—Positive Transition

## 7 Detailed Description

### 7.1 Overview

The LM193 provides two independently functioning, high-precision, low  $V_{OS}$  drift, low input bias current comparators in a single package. The low power consumption of 0.4 mA at 5 V and the 2.0 V supply operation makes the LM193 suitable for battery powered applications.

### 7.2 Functional Block Diagram



**Figure 11. Basic Comparator**

### 7.3 Feature Description

The input bias current of 25 nA enables the LM193 to use even very high impedance nodes as inputs. The differential voltage input range equals the supply voltage range.

The LM193 can be operated with a single supply, where  $V+$  can be from 2.0 V to 36 V, or in a dual supply voltage configuration, where GND pin is used as a  $V-$  supply. The supply current draws only 0.4 mA for both comparators.

The output of each comparator in the LM193 is the open collector of a grounded-emitter NPN output transistor which can typically draw up to 16 mA.

### 7.4 Device Functional Modes

A basic comparator circuit is used for converting analog signals to a digital output. The output is HIGH when the voltage on the non-inverting (+IN) input is greater than the inverting (-IN) input. The output is LOW when the voltage on the non-inverting (+IN) input is less than the inverting (-IN) input. The inverting input (-IN) is also commonly referred to as the "reference" or "VREF" input. All pins of any unused comparators should be tied to the negative supply.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LM193 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator change states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to  $< 10\text{ k}\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All input pins of any unused comparators should be tied to the negative supply.

The bias network of the LM193 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from  $2.0\text{ V}_{\text{DC}}$  to  $30\text{ V}_{\text{DC}}$ .

The differential input voltage may be larger than  $V^+$  without damaging the device [Typical Applications](#). Protection should be provided to prevent the input voltages from going negative more than  $-0.3\text{ V}_{\text{DC}}$  (at  $25^\circ\text{C}$ ). An input clamp diode can be used as shown in [Typical Applications](#).

The output of the LM193 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pullup resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the  $V^+$  terminal of the LM193 package. The output can also be used as a simple SPST switch to ground (when a pullup resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of  $V^+$ ) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately  $60\ \Omega\ r_{\text{SAT}}$  of the output transistor. The low offset voltage of the output transistor (1.0 mV) allows the output to clamp essentially to ground level for small load currents.

### 8.2 Typical Applications

#### 8.2.1 Basic Comparator




Figure 12. Basic Comparator

##### 8.2.1.1 Design Requirements

The basic usage of a comparator is to indicate when a specific analog signal has exceeded some predefined threshold. In this application, the negative input (IN-) is tied to a reference voltage, and the positive input (IN+) is connected to the input signal. The output is pulled up with a resistor to the logic supply voltage,  $V^+$  with a pullup resistor.

For an example application, the supply voltage is 5V. The input signal varies between 1 V and 3 V, and we want to know when the input exceeds  $2.5\text{ V}\pm 1\%$ . The supply current draw should not exceed 1 mA.

## Typical Applications (continued)

### 8.2.1.2 Detailed Design Procedure

First, we determine the biasing for the 2.5-V reference. With the 5-V supply voltage, we would use a voltage divider consisting of one resistor from the supply to IN- and an second resistor from IN-. The 25 nA of input current bias should be < 1% of the bias current for Vref. With a 100-kΩ resistor from IN- to V+ and an additional 100-KΩ resistor from IN- to ground, there would be 25 μA of current through the two resistors. The 3-kΩ pullup shown will need  $5\text{ V}/3\text{ k}\Omega \rightarrow 1.67\text{ mA}$ , which exceeds our current budget.

With the 400-μA supply current and 25 μA of VREF bias current, there is 575 μA remaining for output pullup resistor; with 5-V supply, we need a pullup larger than 8.7 kΩ. A 10-kΩ pullup is a value that is commonly available and can be used here.

### 8.2.1.3 Application Curve





Figure 13. Basic Comparator Response

Typical Applications (continued)

8.2.2 System Examples

8.2.2.1 Split-Supply Application



( $V_+ = -15 V_{DC}$  and  $V_- = -15 V_{DC}$ )

Figure 14. MOS Clock Driver

8.2.2.2  $V_+ = 5.0 V_{DC}$  Application Circuits




Figure 15. Driving CMOS




Figure 16. Driving TTL






Figure 17. Squarewave Oscillator




\* For large ratios of  $R_1/R_2$ ,  
D1 can be omitted.

Figure 18. Pulse Generator

**Typical Applications (continued)**




**Figure 19. Crystal Controlled Oscillator**




$V^* = +30 V_{DC}$   
 $+250 mV_{DC} \leq V_C \leq +50 V_{DC}$   
 $700Hz \leq f_o \leq 100kHz$


**Figure 20. Two-Decade High Frequency VCO**




**Figure 21. Basic Comparator**



**Figure 22. Non-Inverting Comparator With Hysteresis**



**Figure 23. Inverting Comparator With Hysteresis**



\* OR LOGIC GATE WITHOUT PULL-UP RESISTOR

**Figure 24. Output Strobing**

Typical Applications (continued)




Figure 25. And Gate




Figure 26. Or Gate




Figure 27. Large Fan-In and Gate




Figure 28. Limit Comparator




Figure 29. Comparing Input Voltages of Opposite Polarity




Figure 30. Oring the Outputs

Typical Applications (continued)




Figure 31. Zero Crossing Detector (Single Power Supply)




Figure 32. One-Shot Multivibrator




Figure 33. Bi-Stable Multivibrator




Figure 34. One-Shot Multivibrator With Input Lock Out




Figure 35. Zero Crossing Detector




Figure 36. Comparator With a Negative Reference

Typical Applications (continued)




Figure 37. Time Delay Generator

## 9 Power Supply Recommendations

Even in low frequency applications, the LM139-N can have internal transients which are extremely quick. For this reason, bypassing the power supply with 1.0  $\mu$ F to ground will provide improved performance; the supply bypass capacitor should be placed as close as possible to the supply pin and have a solid connection to ground. The bypass capacitor should have a low ESR and also a SRF greater than 50MHz.

## 10 Layout

### 10.1 Layout Guidelines

Try to minimize parasitic impedances on the inputs to avoid oscillation. Any positive feedback used as hysteresis should place the feedback components as close as possible to the input pins. Care should be taken to ensure that the output pins do not couple to the inputs. This can occur through capacitive coupling if the traces are too close and lead to oscillations on the output. The optimum placement for the bypass capacitor is closest to the V+ and ground pins. Take care to minimize the loop area formed by the bypass capacitor connection between V+ and ground. The ground pin should be connected to the PCB ground plane at the pin of the device. The feedback components should be placed as close to the device as possible minimizing strays.

### 10.2 Layout Example




Figure 38. Layout Example

## 11 器件和文档支持

### 11.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

**表 1. 相关链接**

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
LM193-N	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
LM2903-N	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
LM293-N	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
LM393-N	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

### 11.2 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 *通知我* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.3 商标

All trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.5 术语表

[SLYZ022](#) — *TI* 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。



所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM193AH	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	( LM193AH, LM193AH )	<a href="#">Samples</a>
LM193AH/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	( LM193AH, LM193AH )	<a href="#">Samples</a>
LM193H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	( LM193H, LM193H )	<a href="#">Samples</a>
LM193H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	( LM193H, LM193H )	<a href="#">Samples</a>
LM2903ITL/NOPB	ACTIVE	DSBGA	YZR	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C 03	<a href="#">Samples</a>
LM2903ITLX/NOPB	ACTIVE	DSBGA	YZR	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C 03	<a href="#">Samples</a>
LM2903M	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LM 2903M	<a href="#">Samples</a>
LM2903M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM 2903M	<a href="#">Samples</a>
LM2903MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LM 2903M	<a href="#">Samples</a>
LM2903N/NOPB	ACTIVE	PDIP	P	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LM 2903N	<a href="#">Samples</a>
LM293H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-25 to 85	( LM293H, LM293H )	<a href="#">Samples</a>
LM293H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-25 to 85	( LM293H, LM293H )	<a href="#">Samples</a>
LM393M	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM 393M	
LM393M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM 393M	<a href="#">Samples</a>
LM393MX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LM 393M	
LM393MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM 393M	<a href="#">Samples</a>
LM393N/NOPB	ACTIVE	PDIP	P	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LM 393N	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM393TL/NOPB	ACTIVE	DSBGA	YZR	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	0 to 70	C 02	
LM393TLX/NOPB	ACTIVE	DSBGA	YZR	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	0 to 70	C 02	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2903ITL/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LM2903ITLX/NOPB	DSBGA	YZR	8	3000	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LM2903MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM393MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM393MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM393TL/NOPB	DSBGA	YZR	8	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1
LM393TLX/NOPB	DSBGA	YZR	8	3000	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2903ITL/NOPB	DSBGA	YZR	8	250	210.0	185.0	35.0
LM2903ITLX/NOPB	DSBGA	YZR	8	3000	210.0	185.0	35.0
LM2903MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM393MX	SOIC	D	8	2500	367.0	367.0	35.0
LM393MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM393TL/NOPB	DSBGA	YZR	8	250	210.0	185.0	35.0
LM393TLX/NOPB	DSBGA	YZR	8	3000	210.0	185.0	35.0


LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
  - D. Pin numbers shown for reference only. Numbers may not be marked on package.
  - E. Falls within JEDEC MO-002/TO-99.

YZR0008



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司