



ANALOG DEVICES

Receiver Front End, Dual-Channel, 1.8 GHz to 2.8 GHz

Preliminary Technical Data

ADRF5549

FEATURES

Integrated dual-channel RF front end

2-stage LNA and high power SPDT switch

On-chip bias and matching

Single supply operation

Gain

High gain mode: 35 dB typical at 2.3GHz

Low gain mode: 17 dB typical at 2.3GHz

Low noise Figure

High gain mode: 1.4 dB typical at 2.3GHz

Low gain mode: 1.4 dB typical at 2.3GHz

High isolation

RXOUT-ChA and RXOUT-ChB: 50 dB typical

TERM-ChA and TERM-ChB: 62 dB typical

Low insertion loss: 0.5 dB typical at 2.3GHz

High power handling at $T_{CASE} = 105^{\circ}C$

Full lifetime

LTE average power (9 dB PAR): 40 dBm

Single Event (<10 sec operation)

LTE average power (9dB PAR): 43dBm

High OIP3: 32 dBm typical

Power-down mode and low gain mode for LNA

Low supply current

High gain mode: 85 mA typical at 5V

Low gain mode: 35 mA typical at 5V

Power-down mode: 12 mA typical at 5V

Positive logic control

6 mm × 6 mm, 40-lead LFCSP (36mm²)

APPLICATIONS

Wireless Infrastructure

TDD Massive multiple input and multiple output (Massive

MIMO) and Active Antenna Systems

TDD-based Communication Systems

GENERAL DESCRIPTION

The ADRF5549 is a dual-channel, integrated radio frequency (RF), front-end multichip module designed for time division duplexing (TDD) applications that operates from 1.8 GHz to 2.8 GHz. The ADRF5549 is configured in dual channels with a cascading two-stage low noise amplifier (LNA) and a high power silicon single-pole, double-throw (SPDT) switch.

In high gain mode, the cascaded two-stage LNA and switch offer a low noise figure (NF) of 1.4 dB and a high gain of 35 dB with an output third-order intercept point (OIP3) of 32 dBm typical. In low gain mode, one stage of the two-stage LNA is in bypass, providing 17 dB of gain at a lower current of 35 mA. In

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

power-down mode, the LNAs are turned off and the device draws 12 mA.

In transmit operation, when RF inputs are connected to a termination pin (TERM-ChA or TERM-ChB), the switch provides a low insertion loss of 0.5 dB and handles long-term evolution (LTE) average power (9 dB peak to average ratio (PAR)) of 40 dBm for full lifetime operation and 43 dBm for single event (<10 sec) LNA protection operation. The device comes in a RoHS-compliant, compact, 40-lead, 6 mm × 6 mm, LFCSP package.

Rev. PrC

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2019 Analog Devices, Inc. All rights reserved.

[Technical Support](#)

www.analog.com

TABLE OF CONTENTS

Features	1	Receive Operation, High Gain Mode	8
Applications.....	1	Receive Operation, Low Gain Mode.....	10
General Description	1	Transmit Operation	12
Specifications.....	3	Theory of Operation	13
Electrical Specifications.....	3	Signal Path Select.....	13
Absolute Maximum Ratings	5	Biasing Sequence	13
Thermal Resistance	5	Applications Information.....	14
ESD Caution.....	5	Packaging and Ordering Information	17
Pin Configuration and Function Descriptions.....	6	Outline Dimensions.....	17
Interface Schematics.....	6		
Typical Performance Characteristics	8		

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

VDD1-ChA, VDD1-ChB, VDD2-ChA, VDD2-ChB, and SWVDD-ChAB = 5 V; SWCTRL-ChAB = 0 V or SWVDD-ChAB; BP-ChA = VDD1-ChA or 0 V; BP-ChB = VDD1-ChB or 0 V; PD-ChAB = 0 V or VDD1-ChA; case temperature (T_{CASE}) = 25°C, 50 Ω system, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RANGE		1.8		2.8	GHz
GAIN ¹	Receive operation at 2.3GHz				
High Gain Mode			35		dB
Low Gain Mode			17		dB
GAIN FLATNESS ¹	Receive operation in any 100 MHz bandwidth				
High Gain Mode			0.6		dB
Low Gain Mode			0.2		dB
NOISE FIGURE (NF) ¹	Receive operation at 2.3GHz				
High Gain Mode			1.4		dB
Low Gain Mode			1.4		dB
OUTPUT THIRD-ORDER INTERCEPT POINT (OIP3) ¹	Receive operation, two-tone output power=8dBm per tone at 1 MHz tone spacing				
High Gain Mode			32		dBm
Low Gain Mode			25		dBm
OUTPUT 1 dB COMPRESSION (OP1dB)					
High Gain Mode			19		dBm
Low Gain Mode			13		dBm
INSERTION LOSS ¹	Transmit operation at 2.3GHz		0.5		dB
Channel to Channel Isolation ¹	At 2.3GHz				
Between RXOUT-ChA and RXOUT-ChB	Receive operation		50		dB
Between TERM-ChA and TERM-ChB	Transmit operation		62		dB
SWITCH ISOLATION					
ANT-ChA to TERM-ChA and ANT-ChB to TERM-ChB ¹	Transmit operation, PD-ChAB = 0 V		25		dB
SWITCHING CHARACTERISTICS (t_{ON} , t_{OFF})	50% control voltage to 90%, 10% of RXOUT-ChA or RXOUT-ChB in receive operation		860		ns
	50% control voltage to 90%, 10% of TERM-ChA or TERM-ChB in transmit operation		800		ns
RF INPUT POWER AT ANT-ChA, ANT-ChB ¹	Receive operation, LTE average (9 dB PAR)			15	dBm
RECOMMENDED OPERATING CONDITIONS					
Bias Voltage Range	VDD1-ChA, VDD1-ChB, VDD2-ChA, VDD2-ChB, SWVDD-ChAB	4.75	5	5.25	V
Control Voltage Range	SWCTRL-ChAB, BP-ChA, BP-ChB, PD-ChAB	0		VDD ³	V
RF Input Power at ANT-ChA, ANT-ChB	SWCTRL-ChAB = 5 V, PD-ChAB = 5V, BP-ChA = BP-ChB = 0V, T_{CASE} = 105°C ²				
	Continuous wave			40	dBm
	9 dB PAR LTE full lifetime average			40	dBm
	9 dB PAR LTE single event (<10 sec) average			43	dBm
Case Temperature Range (T_{CASE}) ²		-40		+105	°C
Junction Temperature at Maximum T_{CASE} ²	Receive operation ¹			132	°C

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
	Transmit operation ¹			134	°C
DIGITAL INPUTS					
SWCTRL-ChAB, PD-ChAB					
Low (V _{IL})		0		0.7	V
High (V _{IH})		1.4		VDD ³	V
BP-ChA, BP-ChB					
Low (V _{IL})		0		0.3	V
High (V _{IH})		1.0		VDD ³	V
SUPPLY CURRENT (I _{DD})	VDD1-Chx and VDD2-Chx = 5 V per channel				
High Gain			85		mA
Low Gain			35		mA
Power-Down Mode			12		mA
TX current (Switch)	SWVDD-ChAB = 5 V		4.3		mA
DIGITAL INPUT CURRENTS	SWCTRL-ChAB, PD-ChAB, BP-ChA, BP-ChB = 5 V per channel				
SWCTRL-ChAB			0.0004		mA
PD-ChAB			0.2		mA
BP-ChA, BP-ChB			0.4		mA

¹ See Table 5 and Table 6.

² Measured at EPAD.

³ V_{DD} is the voltage of the SWVDD-CHAB, VDD1-CHA, VDD1-CHB, VDD2-CHA, and VDD2-CHB pins.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Positive Supply Voltage	
VDD1-ChA, VDD1-ChB, VDD2-ChA, VDD2-ChB	7 V
SWVDD-ChAB	5.4 V
Digital Control Input Voltage	
SWCTRL-ChAB	-0.3 V to $V_{DD}^1 + 0.3$ V
BP-ChA, BP-ChB, PD-ChAB	-0.3 V to $V_{DD}^1 + 0.3$ V
RF Input Power	
Transmit Input Power (LTE Peak)	53 dBm
Receive Input Power (LTE Peak)	25 dBm
Temperature	
Storage	-65°C to +150°C
Reflow (Moisture Sensitivity Level 3 (MSL) Rating)	260°C
Electrostatic Discharge (ESD) Sensitivity	
Human Body Model (HBM)	500 V, Class 1B
Charge Device Model (CDM)	1.25 KV

¹ V_{DD} is the voltage of the SWVDD-ChAB, VDD1-ChA, VDD1-ChB, VDD2-ChA, and VDD2-ChB pins.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operation environment. Careful attention to PCB thermal design is required.

θ_{JC} is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

Package Type	θ_{JC}	Unit
CP-40-15		
High Gain and Low Gain Mode	30	°C/W
Power-Down Mode	8.7	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 2, 4, 7, 9 to 11, 14 to 16, 21, 23, 28, 30, 35 to 37, 40	GND	Ground.
3	ANT-ChA	RF Input to Channel A.
5	SWCTRL-ChAB	Control Voltage for Switches on Channel A and Channel B.
6	SWVDD-ChAB	Supply Voltage for Switches on Channel A and Channel B.
8	ANT-ChB	RF Input to Channel B.
12	TERM-ChB	Termination Output. This pin is the transmitter path for Channel B.
13, 18, 19, 25, 32, 33, 38	NIC	Not Internally Connected. It is recommended to connect NIC to the RF ground of the PCB.
17	VDD1-ChB	Supply Voltage for Stage 1 LNA on Channel B.
20	VDD2-ChB	Supply Voltage for Stage 2 LNA on Channel B.
22	RxOUT-ChB	RF Output. This pin is the receiver path for Channel B.
24	BP-ChB	Bypass Second Stage LNA of Channel B.
26	PD-ChAB	Power-Down All Stages of LNA for Channel A and Channel B.
27	BP-ChA	Bypass Second Stage LNA of Channel A.
29	RxOUT-ChA	RF Output. This pin is the receiver path for Channel A.
31	VDD2-ChA	Supply Voltage for Stage 2 LNA on Channel A.
34	VDD1-ChA	Supply Voltage for Stage 1 LNA on Channel A.
39	TERM-ChA	Termination Output. This pin is the transmitter path for Channel A.
	EPAD	Exposed Pad. The exposed pad must be connected to RF or dc ground.

INTERFACE SCHEMATICS



Figure 3. GND Interface




Figure 4. RXOUT-CHx Interface




Figure 5. VDD1-CHx, VDD2-CHx Interface




Figure 6. PD-CHAB, BP-CHx Interface




Figure 7. SWCTRL-CHAB, SWVDD-CHAB Interface

TYPICAL PERFORMANCE CHARACTERISTICS

RECEIVE OPERATION, HIGH GAIN MODE




Figure 8. Gain vs. Frequency at Various Temperatures




Figure 11. Gain vs. Frequency at Various Temperatures, 1.6 GHz to 3.0 GHz




Figure 9. Return Loss vs. Frequency




Figure 12. Channel to Channel Isolation vs. Frequency




Figure 10. Noise Figure vs. Frequency at Various Temperatures




Figure 13. OIP3 vs. Frequency, 8 dBm Output Tone Power




Figure 14. OIP3 vs. Output Power, 2.3GHz




Figure 15. OP1dB vs. Frequency at Various Temperatures

RECEIVE OPERATION, LOW GAIN MODE




Figure 86. Gain vs. Frequency at various temperatures




Figure 119. Gain vs. Frequency at Various Temperatures, 1.6 GHz to 3.0 GHz




Figure 97. Return Loss vs. Frequency




Figure 20. Channel to Channel Isolation vs. Frequency




Figure 108. Noise Figure vs. Frequency at VARIOUS tEMPERATURES




Figure 21. OIP3 vs. Frequency at -8 dBm Output Tone Power




Figure 22. OIP3 vs. Output Power, 2.3GHz




Figure 23. OP1dB vs. Frequency at Various Temperatures

TRANSMIT OPERATION




Figure 124. Insertion Loss vs. Frequency at Various Temperatures




Figure 146. Channel to Channel Isolation vs. Frequency




Figure 135. Return Loss vs. Frequency




Figure 27. Antenna to Termination Isolation (LNA On) vs. Frequency

THEORY OF OPERATION

The ADRF5549 requires a positive supply voltage applied to VDD1-ChA, VDD2-ChA, VDD1-ChB, VDD2-ChB, and SWVDD-ChAB. Use bypassing capacitors on the supply lines to filter noise.

SIGNAL PATH SELECT

The ADRF5549 supports transmit operations when 5 V is applied to SWCTRL-ChAB. In transmit operation, when an RF input is applied to ANT-ChA and ANT-ChB, the signal paths are connected from ANT-ChA to TERM-ChA and from ANT-ChB to TERM-ChB.

The ADRF5549 supports receive operations when 0 V is applied to SWCTRL-ChAB. In receive operation, an RF input applied at ANT-ChA and ANT-ChB connects ANT-ChA to RxOUT-ChA and ANT-ChB to RxOUT-ChB.

Transmit Operation

The ADRF5549 supports insertion loss mode and isolation mode when in transmit operation, that is, when SWCTRLCHAB = 5 V. As detailed in Table 6, with PD-CHAB set to 5 V and BP-CHA or BP-CHB set to 0 V, insertion loss mode is selected. Under the same circumstances, isolation mode is selected by applying 0 V to PD-CHAB

Receive Operation

The ADRF5549 supports high gain mode, low gain mode, power-down high isolation mode, and power-down low isolation mode in receive operation, as detailed in Table 6.

When 0 V is applied to PD-ChAB, the LNA is powered up and the user can select high gain mode or low gain mode. To select high gain mode, apply 0 V to BP-ChA or BP-ChB. To select low gain mode, apply 5 V to BP-ChA or BP-ChB.

When 5 V is applied to PD-ChAB, the ADRF5549 enters power-down mode. To select power-down high isolation mode, apply 0 V to BP-ChA or BP-ChB. To select power-down low isolation mode, apply 5 V to BP-ChA or BP-ChB.

BIASING SEQUENCE

To bias up the ADRF5549, perform the following steps:

1. Connect GND to ground.
2. Bias up VDD1-ChA, VDD2-ChA, VDD1-ChB, VDD2-ChB, and SWVDD-ChAB.
3. Bias up SWCTRL-ChAB.
4. Bias up PD-ChAB.
5. Bias up BP-ChA and BP-ChB.
6. Apply an RF input signal.

To bias down, perform these steps in the reverse order.

Table 5. Truth Table: Signal Path

SWCTRL-ChAB	Signal Path Select	
	Transmit Operation ¹	Receive Operation
Low	Off	On
High	On	Off

¹ See the signal path descriptions in Table 6.

Table 6. Truth Table: Operation

Operation	PD-ChAB	BP-ChA, BP-ChB	Signal Path
Receive Operation			ANT-ChA to RxOUT-ChA, ANT-ChB to RxOUT-ChB
High Gain Mode	Low	Low	
Low Gain Mode	Low	High	
Power-Down High Isolation Mode	High	Low	
Power-Down Low Isolation Mode	High	High	
Transmit Operation			ANT-CHA to TERM-CHA, ANT-CHB to TERM-CHB
Insertion Loss Mode	High	Low	
Isolation Mode	Low	Low	

APPLICATIONS INFORMATION

To generate the evaluation PCB used in the application circuit shown in Figure 30 use proper RF circuit design techniques. Signal lines at the RF port must have a $50\ \Omega$ impedance, and the package ground leads and the backside ground slug must connect directly to the ground plane. The evaluation board shown in Figure is available from Analog Devices, Inc., upon request.




Figure 28. ADRF5549-EVALZ Evaluation Board

The ADRF5549-EVALZ consists of eight metal layers, with dielectrics between each layer, as shown in Figure. The top and the bottom metal layers have a copper thickness of 2 oz (2.7 mil), and the six metal layers in between have a copper thickness of 1oz (1.3 mil). The top dielectric material is 10 mil Rogers RO4350, which exhibits a very low thermal coefficient, offering control over thermal rise of the board. The dielectrics

between the other metal layers are FR4. The overall board thickness is 63 mil.

The top copper layer has all RF and dc traces. The other seven layers are ground layers that also help to manage thermal rise on the evaluation board during high power operations. In addition, several via holes are provided around the transmission lines and under the exposed pad of the package for proper thermal grounding.

To ensure maximum heat dissipation and reduce thermal rise on the board, several application considerations are essential. The bottom of the evaluation board must be attached to a copper support plate. The ADRF5549-EVALZ comes with this support plate attachment. Attach the evaluation board and support plate to a heat sink. Use thermal grease for high power operations.




Figure 29. ADRF5549-EVALZ Layers




Figure 30. Application Circuit




Figure 31. ADRF5549-EVALZ Evaluation Board Top View

Table 7. Bill of Materials for ADRF5549-EVALZ Evaluation Board

Reference Designator	Description
J1 to J8	PCB mount Subminiature Version A (SMA) connector
C3, C4, C5	100 pF, 50 V capacitor, 0402 package
C10, C12, C14, C17	1000 pF capacitor, 25 V, 0402 package
C11, C13, C15, C16, C18	10 μ F capacitor, 10 V, 0402 package
C8, C9, C19, C20, C21, C22, C23, C24, C25	100 pF, 200 V capacitor, 0402 package
R1 to R8, R22, R23	0 Ω resistor, 0402 package
U1	ADRF5545A integrated circuit (IC)
PCB ¹	ADRF5545A-EVALZ evaluation PCB

¹ Circuit board material: Rogers RO4350 or Arlon 25FR.

OUTLINE DIMENSIONS

